共 19 条
- [11] RAUPP GB, 1989, 6TH P INT VLSI MULT, P488
- [12] LIMITATION OF LOW-TEMPERATURE LOW-PRESSURE CHEMICAL VAPOR-DEPOSITION OF SIO2 FOR THE INSULATION OF HIGH-DENSITY MULTILEVEL METAL VERY LARGE-SCALE INTEGRATED-CIRCUITS [J]. JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 1989, 7 (02): : 229 - 232
- [14] SCHMITZ JEJ, 1988, TUNGSTEN OTHER REFRA, V3, P55
- [15] SCHMITZ JEJ, 1989, SEP WORKSH CVD TUNGS
- [16] IMPLICATIONS OF RAPID THERMAL-PROCESSING FOR STEP COVERAGE IN LOW-PRESSURE CHEMICAL VAPOR-DEPOSITION [J]. RAPID THERMAL ANNEALING / CHEMICAL VAPOR DEPOSITION AND INTEGRATED PROCESSING, 1989, 146 : 173 - 178
- [17] Skidmore K., 1988, SEMICOND INT, V11, P40
- [18] SZE SM, 1983, VLSI TECHNOLOGY, P111
- [19] A STUDY ON RADICAL FLUXES IN SILANE PLASMA CVD FROM TRENCH COVERAGE ANALYSIS [J]. JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 1989, 28 (02): : 212 - 218