2-DIMENSIONAL ANALYSIS AND DESIGN CONSIDERATIONS OF HIGH-VOLTAGE PLANAR JUNCTIONS EQUIPPED WITH FIELD PLATE AND GUARD RING

被引:51
作者
GOUD, CB
BHAT, KN
机构
[1] Department of Electrical Engineering., Indian Institute of Technology, Madras
关键词
D O I
10.1109/16.81645
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The breakdown voltage of planar junctions (both non-punch-through and punchthrough cases) equipped with field plate and guard ring is determined by evaluating the ionization integral using the potential distribution computed by solving Poisson's equation in two-dimensions, by finite difference method. The influence of various parameters such as substrate doping concentration, n-layer thickness, field oxide thickness, cylindrical junction curvature, field plate width, and the spacing between field plate and guard ring, on the breakdown voltage is extensively studied. It is shown that an optimum value exists for the field oxide thickness to realize maximum breakdown voltage. The study also shows that the optimum oxide thickness depends upon cylindrical junction curvature, substrate doping concentration, and n-layer thickness. It is further shown that the permittivity of passivant dielectric layer deposited over field plate structure influences the breakdown voltage when breakdown takes place at the field plate edge. The numerical results are compared with the experimental data and good agreement between the two is observed. Based on this two-dimensional study, design guidelines are provided for achieving breakdown voltages close to maximum realizable values, by conserving the device area and reducing the ionization at the field plate edge. The results presented in this paper clearly demonstrate the superiority of the field plate design employing punch-through structures over non-punch-through structures in realizing a given breakdown voltage.
引用
收藏
页码:1497 / 1504
页数:8
相关论文
共 27 条
[1]   THEORETICAL BASIS FOR FIELD CALCULATIONS ON MULTIDIMENSIONAL REVERSE BIASED SEMICONDUCTOR-DEVICES [J].
ADLER, MS ;
TEMPLE, VAK ;
RUSTAY, RC .
SOLID-STATE ELECTRONICS, 1982, 25 (12) :1179-1186
[2]   ANALYTICAL SOLUTIONS FOR THE BREAKDOWN VOLTAGES OF PUNCHED-THROUGH DIODES HAVING CURVED JUNCTION BOUNDARIES AT THE EDGES [J].
ANANTHARAM, V ;
BHAT, KN .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1980, 27 (05) :939-945
[3]  
ANTOGNETTI P, 1987, POWER INTEGRATED CIR
[4]  
BALIGA BJ, 1988, HIGH VOLTAGE INTEGRA
[5]  
BALIGA BJ, 1987, MODERN POWER DEVICES
[6]   EFFECT OF LATERAL CURVATURE ON THE BREAKDOWN VOLTAGE OF PLANAR DIODES [J].
BASAVANAGOUD, C ;
BHAT, KN .
IEEE ELECTRON DEVICE LETTERS, 1985, 6 (06) :276-278
[7]   COMPUTER STUDY OF A HIGH-VOLTAGE A P-PI-N--N+ DIODE AND COMPARISON WITH A FIELD-LIMITING RING STRUCTURE [J].
BOISSON, V ;
HELLEY, ML ;
CHANTE, JP .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1986, 33 (01) :80-84
[8]   THE CONTOUR OF AN OPTIMAL FIELD PLATE - AN ANALYTICAL APPROACH [J].
BRIEGER, KP ;
FALCK, E ;
GERLACH, W .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1988, 35 (05) :684-688
[9]  
CHOW TP, 1987, IEDM TECH DIG, P670
[10]   ENHANCEMENT OF BREAKDOWN PROPERTIES OF OVERLAY ANNULAR DIODES BY FIELD SHAPING RESISTIVE FILMS [J].
CLARK, LE ;
ZOROGLU, DS .
SOLID-STATE ELECTRONICS, 1972, 15 (06) :653-+