THE CORRECT EQUIVALENT BOX REPRESENTATION FOR THE BURIED LAYER OF BC MOSFETS IN TERMS OF THE IMPLANTATION PARAMETERS

被引:11
作者
KARMALKAR, S
BHAT, KN
机构
关键词
D O I
10.1109/EDL.1987.26693
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
引用
收藏
页码:457 / 459
页数:3
相关论文
共 7 条
[1]   ONLINE EXTRACTION OF MODEL PARAMETERS OF A LONG BURIED-CHANNEL MOSFET [J].
BHATTACHARYYA, AB ;
RATNAM, P ;
NAGCHOUDHURI, D ;
RUSTAGI, SC .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1985, 32 (03) :545-550
[2]   ANALYSIS AND CHARACTERIZATION OF THE DEPLETION-MODE IGFET [J].
ELMANSY, YA .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1980, 15 (03) :331-340
[4]   MODELING OF AN ION-IMPLANTED SILICON-GATE DEPLETION-MODE IGFET [J].
HUANG, JST ;
TAYLOR, GW .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1975, 22 (11) :995-1001
[5]  
Sze S.M., 1983, VLSI TECHNOLOGY, V2nd
[6]   DEVICE MODEL FOR BURIED-CHANNEL CCDS AND MOSFETS WITH GAUSSIAN IMPURITY PROFILES [J].
TAYLOR, GW ;
CHATTERJEE, PK ;
CHAO, HH .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1980, 27 (01) :199-208
[7]   HIGH-ACCURACY MOS MODELS FOR COMPUTER-AIDED-DESIGN [J].
WHITE, MH ;
VANDEWIELE, F ;
LAMBOT, JP .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1980, 27 (05) :899-906