A NOVEL MONOS NONVOLATILE MEMORY DEVICE ENSURING 10-YEAR DATA RETENTION AFTER 10(7) ERASE WRITE CYCLES

被引:98
作者
MINAMI, S [1 ]
KAMIGAKI, Y [1 ]
机构
[1] HITACHI LTD,CENT RES LAB,KOKUBUNJI,TOKYO 185,JAPAN
关键词
D O I
10.1109/16.239742
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This work describes a highly-reliable nonvolatile memory device suitable for high-density Electrically Erasable. and Programmable Read Only Memories (EEPROM's). The Metal-Nitride-Oxide-Semiconductor (MNOS) structure is currently one of the most reliable devices for EEPROM's, giving 10(5)-cycle endurance with 10-year data retention. For higher endurance with long-term retention, we propose a new Metal-Oxide-Nitride-Oxide-Semiconductor (MONOS) structure whose top oxide is fabricated by Chemical Vapor Deposition (CVD) on the nitride. This CVD is oxide is densified by pyrogenic annealing and has stoichiometric SiO2 characteristics. Its potential barrier, which prevents stored charges from decaying through the top oxide to the gate, thus becomes sharper than that of the thermally grown top oxide used in the conventional MONOS structure. For comparison between the proposed MONOS, conventional MONOS, and MNOS structures, we have made three devices on the same process line. The 16.7-nm nitride thickness in combination with a top oxide thickness of 4.0 nm results in a gate capacitance equivalent to that of the conventional MNOS structure with a 23.5-nm nitride thickness. Moreover, an asymmetric erase/write programming voltage has been adopted to the MONOS device operation by considering both erased-state degradation and written-state retention. At 85-degrees-C, the proposed MONOS device has 10(7)-cycle endurance with 10-year data retention. This endurance is far superior not only to the 10(5) cycles of a MNOS device but also to the 10(6) cycles of the conventional MONOS device.
引用
收藏
页码:2011 / 2017
页数:7
相关论文
共 24 条
[1]   THRESHOLD-ALTERABLE SI-GATE MOS DEVICES [J].
CHEN, PCY .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1977, 24 (05) :584-586
[2]  
DELLIN TA, 1987, 1986 P S SIL NITR SI, V87, P3
[3]   THERMAL-OXIDATION RATE OF A SI3N4 FILM AND ITS MASKING EFFECT AGAINST OXIDATION OF SILICON [J].
ENOMOTO, T ;
ANDO, R ;
MORITA, H ;
NAKAYAMA, H .
JAPANESE JOURNAL OF APPLIED PHYSICS, 1978, 17 (06) :1049-1058
[4]   HIGH-RESOLUTION TRANSMISSION ELECTRON-MICROSCOPY STUDY OF 1.5-NM ULTRATHIN TUNNEL OXIDES OF METAL-NITRIDE-OXIDE-SILICON NONVOLATILE MEMORY DEVICES [J].
KAMIGAKI, Y ;
MINAMI, S ;
SHIMOTSU, T .
APPLIED PHYSICS LETTERS, 1988, 53 (26) :2629-2631
[5]   YIELD AND RELIABILITY OF MNOS EEPROM PRODUCTS [J].
KAMIGAKI, Y ;
MINAMI, SI ;
HAGIWARA, T ;
FURUSAWA, K ;
FURUNO, T ;
UCHIDA, K ;
TERASAWA, M ;
YAMAZAKI, K .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1989, 24 (06) :1714-1722
[6]   A NEW PORTRAYAL OF ELECTRON AND HOLE TRAPS IN AMORPHOUS-SILICON NITRIDE [J].
KAMIGAKI, Y ;
MINAMI, S ;
KATO, H .
JOURNAL OF APPLIED PHYSICS, 1990, 68 (05) :2211-2215
[7]   THERMAL-OXIDATION OF SILICON IN VARIOUS OXYGEN PARTIAL PRESSURES DILUTED BY NITROGEN [J].
KAMIGAKI, Y ;
ITOH, Y .
JOURNAL OF APPLIED PHYSICS, 1977, 48 (07) :2891-2896
[8]  
KASHVAN BV, 1968, IEDM, P140
[9]   CHARGE TRANSPORT AND STORAGE OF LOW PROGRAMMING VOLTAGE SONOS MONOS MEMORY DEVICES [J].
LIBSCH, FR ;
WHITE, MH .
SOLID-STATE ELECTRONICS, 1990, 33 (01) :105-126
[10]  
Masuoka F., 1992, 1992 Symposium on VLSI Technology. Digest of Technical Papers (Cat. No.92CH3172-4), P6, DOI 10.1109/VLSIT.1992.200615