A COMPREHENSIVE STUDY ON P+ POLYSILICON-GATE MOSFETS INSTABILITY WITH FLUORINE INCORPORATION

被引:53
作者
SUNG, JJ
LU, CY
机构
[1] AT&T Bell Laboratories, Allentown
关键词
D O I
10.1109/16.62294
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A device characteristics instability in MOSFET’s associated with fluorine incorporation in the p + -gate is presented. MOSFETs with BF2 or boron-implanted polysilicon gates were processed identically except at gate implantation. A substantial shift and fluctuation in threshold voltage of MOSFETs with BF2-implanted gate were observed even under moderate annealing conditions, while the boron-implanted gate devices still exhibited normal characteristics. The threshold voltage was found to shift more positively and the subthreshold swing shifted to a large value as the fluorine concentration increased in the gate. The physical causes accounting for the threshold voltage shift are identified to be the fluorine-enhanced boron penetration and/or negative charge generation. A detailed examination on the p+ -gate MOS-FET devices with various gate lengths, which received the same amount of fluorine dose at gate implantation, revealed that the long gate-length device had an abnormal abrupt turn-on Id−Vg characteristics, while the submicrometer gate-length devices appeared to be normal. The abnormal turn-on Id−Vg characteristics associated with long gate-length p+-gate devices vanished by subjecting the device to the X-ray irradiation and/or to a high voltage dc stressing at source/drain. The C-V characteristics of MOS structure of various gate dopants, processing ambients, doping concentration, and annealing conditions were studied. Based on all experimental results, the degradation model of p +-gate devices is presented. The incorporation of fluorine into p + -gate is to enhance boron penetration through thin gate oxide into silicon substrate and create negative-charge interface states. The addition of H/OH species into F-rich gate oxide will further aggravate the extent of F-enhanced boron penetration by annealing out the negative-charge interface states. The proposed model explains the subtle difference in the electrical characteristics observed in the long and short BF2-implanted devices. © 1990 IEEE
引用
收藏
页码:2312 / 2321
页数:10
相关论文
共 20 条
[1]  
BAKER FK, 1989, IEDM
[2]  
Deal M. D., 1985, 1985 Proceedings of the Second International IEEE VLSI Multilevel Interconnection Conference (Cat. No.85CH2197-2), P324
[3]   DIFFUSIVITY SUMMARY OF B, GA, P, AS, AND SB IN SIO2 [J].
GHEZZO, M ;
BROWN, DM .
JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1973, 120 (01) :146-148
[4]   REDISTRIBUTION OF ACCEPTOR + DONOR IMPURITIES DURING THERMAL OXIDATION OF SILICON [J].
GROVE, AS ;
SAH, CT ;
LEISTIKO, O .
JOURNAL OF APPLIED PHYSICS, 1964, 35 (09) :2695-&
[5]  
Hillenius S. J., 1986, International Electron Devices Meeting 1986. Technical Digest (Cat. No.86CH2381-2), P252
[6]   DESIGN TRADEOFFS BETWEEN SURFACE AND BURIED-CHANNEL FETS [J].
HU, GJ ;
BRUCE, RH .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1985, 32 (03) :584-588
[7]   ANOMALOUS C-V CHARACTERISTICS OF IMPLANTED POLY MOS STRUCTURE IN N+/P+ DUAL-GATE CMOS TECHNOLOGY [J].
LU, CY ;
SUNG, JM ;
KIRSCH, HC ;
HILLENIUS, SJ ;
SMITH, TE ;
MANCHANDA, L .
IEEE ELECTRON DEVICE LETTERS, 1989, 10 (05) :192-194
[8]   HIGH-PERFORMANCE SALICIDE SHALLOW-JUNCTION CMOS DEVICES FOR SUBMICROMETER VLSI APPLICATION IN TWIN-TUB-VI [J].
LU, CY ;
SUNG, JJ ;
KIRSCH, HC ;
TSAI, NS ;
LIU, RC ;
MANOCHA, AS ;
HILLENIUS, SJ .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1989, 36 (11) :2530-2536
[9]  
LU CY, 1989, IEE ELECTRON LETT, V25, P1685
[10]  
MANCHANDA L, 1986, P IEEE IRPS, P183