A FRAMEWORK TO EVALUATE TECHNOLOGY AND DEVICE DESIGN ENHANCEMENTS FOR MOS INTEGRATED-CIRCUITS

被引:10
作者
SODINI, CG
WONG, SS
KO, PK
机构
[1] STANFORD UNIV,DEPT ELECT ENGN,STANFORD,CA 94305
[2] UNIV CALIF BERKELEY,DEPT ELECT ENGN & COMP SCI,BERKELEY,CA 94720
关键词
D O I
10.1109/4.16311
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
引用
收藏
页码:118 / 127
页数:10
相关论文
共 13 条
[1]   DEVELOPMENT OF THE SELF-ALIGNED TITANIUM SILICIDE PROCESS FOR VLSI APPLICATIONS [J].
ALPERIN, ME ;
HOLLAWAY, TC ;
HAKEN, RA ;
GOSMEYER, CD ;
KARNAUGH, RV ;
PARMANTIE, WD .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1985, 32 (02) :141-149
[2]  
CRISTENSSON S, 1968, SOLID STATE ELECT, V11, P797
[3]   DESIGN OF ION-IMPLANTED MOSFETS WITH VERY SMALL PHYSICAL DIMENSIONS [J].
DENNARD, RH ;
GAENSSLEN, FH ;
YU, HN ;
RIDEOUT, VL ;
BASSOUS, E ;
LEBLANC, AR .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1974, SC 9 (05) :256-268
[4]   2 13-NS 64K CMOS SRAMS WITH VERY LOW ACTIVE POWER AND IMPROVED ASYNCHRONOUS CIRCUIT TECHNIQUES [J].
FLANNAGAN, ST ;
REED, PA ;
VOSS, PH ;
NOGLE, SG ;
DAY, LJ ;
SHENG, DY ;
BARNES, JJ ;
KUNG, RI .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1986, 21 (05) :692-703
[5]  
KO PK, 1986, AUG SOL STAT TECHN C
[6]  
MURPHY BT, 1981, ISSCC DIG TECH PAPER
[7]  
NAGATA M, COMMUNICATION
[8]  
SASAKI H, 1987, 1987 S VLSI CIRC KAR
[9]   THE EFFECT OF HIGH FIELDS ON MOS DEVICE AND CIRCUIT PERFORMANCE [J].
SODINI, CG ;
KO, PK ;
MOLL, JL .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1984, 31 (10) :1386-1393
[10]   CHARGE ACCUMULATION AND MOBILITY IN THIN DIELECTRIC MOS-TRANSISTORS [J].
SODINI, CG ;
EKSTEDT, TW ;
MOLL, JL .
SOLID-STATE ELECTRONICS, 1982, 25 (09) :833-841