TRIMMING ANALOG CIRCUITS USING FLOATING-GATE ANALOG MOS MEMORY

被引：54

作者：

CARLEY, LR

机构：

来源：

IEEE JOURNAL OF SOLID-STATE CIRCUITS | 1989年 / 24卷 / 06期

关键词：

D O I：

10.1109/4.44992

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

引用

页码：1569 / 1575

页数：7

共 29 条

[11] MEMORY BEHAVIOR IN A FLOATING-GATE AVALANCHE-INJECTION MOS (FAMOS) STRUCTURE [J].

FROHMANB.D .

APPLIED PHYSICS LETTERS, 1971, 18 (08) :332-&

[12] LOW-VOLTAGE SINGLE SUPPLY CMOS ELECTRICALLY ERASABLE READ-ONLY MEMORY [J].

GERBER, B ;

FELLRATH, J .

IEEE TRANSACTIONS ON ELECTRON DEVICES, 1980, 27 (07) :1211-1216

[13] A 1.5 V SINGLE-SUPPLY ONE-TRANSISTOR CMOS EEPROM [J].

GERBER, B ;

MARTIN, JC ;

FELLRATH, J .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1981, 16 (03) :195-200

[14]

GROENEVELD W, 1989, ISSCC DIG TECH PAPER

[15]

HAUS HA, 1989, ELECTROMAGNETIC FIEL, P177

[16] ELECTRICALLY ALTERABLE AVALANCHE-INJECTION-TYPE MOS READ-ONLY MEMORY WITH STACKED-GATE STRUCTURE [J].

IIZUKA, H ;

MASUOKA, F ;

SATO, T ;

ISHIKAWA, M .

IEEE TRANSACTIONS ON ELECTRON DEVICES, 1976, 23 (04) :379-387

[17] A FLOATING GATE AND ITS APPLICATION TO MEMORY DEVICES [J].

KAHNG, D ;

SZE, SM .

BELL SYSTEM TECHNICAL JOURNAL, 1967, 46 (06) :1288-+

[18] ANALYSIS AND MODELING OF FLOATING-GATE EEPROM CELLS [J].

KOLODNY, A ;

NIEH, STK ;

EITAN, B ;

SHAPPIR, J .

IEEE TRANSACTIONS ON ELECTRON DEVICES, 1986, 33 (06) :835-844

[19] AN IN-SYSTEM REPROGRAMMABLE 32K X 8 CMOS FLASH MEMORY [J].

KYNETT, VN ;

BAKER, A ;

FANDRICH, ML ;

HOEKSTRA, GP ;

JUNGROTH, O ;

KREIFELS, JA ;

WELLS, S ;

WINSTON, MD .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1988, 23 (05) :1157-1163

[20]

LANDERS G, 1982, ELECTRONICS, V55, P127

← 1 2 3 →