Radical nitridation in multi-oxide process for 100nm generation CMOS technology

被引:5
作者
Yasuda, Y [1 ]
Kimizuka, N [1 ]
Watanabe, K [1 ]
Tatsumi, T [1 ]
Ono, A [1 ]
Fukasaku, K [1 ]
Imai, K [1 ]
Nakamura, N [1 ]
机构
[1] ULSI Device Dev Div, Sagamihara, Kanagawa 2291198, Japan
来源
2001 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS | 2001年
关键词
D O I
10.1109/VLSIT.2001.934958
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
We propose a new multi-oxide technology, which drastically improves the ratio of the drive current to the gate leakage current for both high-performance (HP) Tr. and low-power (LP) Tr. on the same die. The key technology is radical nitridation[1,2] followed by multi-oxide formation. In addition, it is easier to integrate with conventional CMOS processes, compared with high-k dielectrics. Only one additional step reduces equivalent oxide thickness (EOT) of LP Tr. by 0.3 nm, thereby improving the drive current (Ion). It also suppresses the gate leakage current (Ig) for HP Tr. by two orders of magnitude without an increase of EOT. Each oxide thickness of the multi-oxide is scalable to support various system on a chip (SoC) applications.
引用
收藏
页码:83 / 84
页数:2
相关论文
共 8 条
[1]  
[Anonymous], 1999, INT TECHNOLOGY ROADM
[2]   Extending gate dielectric scaling limit by NO oxynitride: Design and process issues for sub-100 nm technology [J].
Fujiwara, M ;
Takayanagi, M ;
Shimizu, T ;
Toyoshima, Y .
INTERNATIONAL ELECTRON DEVICES MEETING 2000, TECHNICAL DIGEST, 2000, :227-230
[3]   A modular 0.13 μm bulk CMOS technology for high performance and low power applications [J].
Han, LK ;
Biesemans, S ;
Heidenreich, J ;
Houlihan, K ;
Lin, C ;
McGahay, V ;
Schiml, T ;
Schmidt, A ;
Schroeder, UP ;
Stetter, M ;
Wann, C ;
Warner, D ;
Mahnkopf, R ;
Chen, B .
2000 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2000, :12-13
[4]   Ultrathin nitrogen-profile engineered gate dielectric films [J].
Hattangady, SV ;
Kraft, R ;
Grider, DT ;
Douglas, MA ;
Brown, GA ;
Tiner, PA ;
Kuehne, JW ;
Nicollian, PE ;
Pas, MF .
IEDM - INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST 1996, 1996, :495-498
[5]   A versatile 0.13 μm CMOS Platform Technology supporting High Performance and Low Power Applications [J].
Perera, AH ;
Smith, B ;
Cave, N ;
Sureddin, M ;
Chheda, S ;
Singh, R ;
Islam, R ;
Chang, J ;
Song, SC ;
Sultan, A ;
Crown, S ;
Kolagunta, V ;
Shah, S ;
Celik, M ;
Wu, D ;
Yu, KC ;
Fox, R ;
Park, S ;
Simpson, C ;
Eades, D ;
Gonzales, S ;
Thomas, C ;
Sturtevant, J ;
Bonser, D ;
Benavides, N ;
Thompson, M ;
Sheth, V ;
Fretwell, J ;
Kim, S ;
Ramani, N ;
Green, K ;
Moosa, M ;
Besser, P ;
Solomentsev, Y ;
Denning, D ;
Friedemann, M ;
Baker, B ;
Chowdhury, R ;
Ufmani, S ;
Strozewski, K ;
Carter, R ;
Reiss, J ;
Olivares, M ;
Ho, B ;
Lii, T ;
Sparks, T ;
Stephens, T ;
Schaller, M ;
Goldberg, C ;
Junker, K .
INTERNATIONAL ELECTRON DEVICES MEETING 2000, TECHNICAL DIGEST, 2000, :571-574
[6]   Low-leakage and highly-reliable 1.5 nm SiON gate-dielectric using radical oxynitridation for sub-0.1 μm CMOS [J].
Togo, M ;
Watanabe, K ;
Yamamoto, T ;
Ikarashi, N ;
Shiba, F ;
Tatsumi, T ;
Ono, H ;
Mogami, T .
2000 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2000, :116-117
[7]   Controlling the concentration and position of nitrogen in ultrathin oxynitride films formed by using oxygen and nitrogen radicals [J].
Watanabe, K ;
Tatsumi, T .
APPLIED PHYSICS LETTERS, 2000, 76 (20) :2940-2942
[8]   A 0.13 μm CMOS technology with 193 nm lithography and Cu/low-k for high performance applications [J].
Young, KK ;
Wu, SY ;
Wu, CC ;
Wang, CH ;
Lin, CT ;
Cheng, JY ;
Chiang, M ;
Chen, SH ;
Lo, TC ;
Chen, YS ;
Chen, JH ;
Chen, LJ ;
Hou, SY ;
Liaw, JJ ;
Chang, TE ;
Hou, CS ;
Shih, J ;
Jeng, SM ;
Hsieh, HC ;
Ku, Y ;
Yen, T ;
Tao, H ;
Chao, LC ;
Shue, S ;
Jang, SM ;
Ong, TC ;
Yu, CH ;
Liang, MS ;
Diaz, CH ;
Sun, JYC .
INTERNATIONAL ELECTRON DEVICES MEETING 2000, TECHNICAL DIGEST, 2000, :563-566