New interface state density extraction method applicable to peaked and high-density distributions for Ge MOSFET development

被引:72
作者
Martens, Koen [2 ]
De Jaeger, Brice
Bonzom, Renaud
Van Steenbergen, Jan
Meuris, Marc
Groeseneken, Guido
Maes, Herman
机构
[1] Katholieke Univ Leuven, ESAT Dept, B-3001 Heverlee, Belgium
[2] IMEC, B-3001 Heverlee, Belgium
关键词
conductance method; electrical characterization; Fermi-level pinning; Ge MOSFET; interface state density extraction;
D O I
10.1109/LED.2006.873767
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A method for extracting parameters of weakly Fermi-level pinned germanium (Ge) capacitors is introduced. This method makes progress toward a more generally valid reliable interface state parameter extraction. Such a general method is needed to evaluate and explain the behavior of Ge MOS capacitors, which show characteristics deviating considerably from silicon. The encountered weak pinning confirmed by the new extraction method explains the degraded Ge nMOSFET performance.
引用
收藏
页码:405 / 408
页数:4
相关论文
共 15 条
[1]  
BAI WP, 2003, VLSI S, P121
[2]   SURFACE STATES AT STEAM-GROWN SILICON-SILICON DIOXIDE INTERFACES [J].
BERGLUND, CN .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1966, ED13 (10) :701-+
[3]   Ultrathin Al2O3 and HfO2 gate dielectrics on surface-nitrided Ge [J].
Chen, JJH ;
Bojarczuk, NA ;
Shang, HL ;
Copel, M ;
Hannon, JB ;
Karasinski, J ;
Preisler, E ;
Banerjee, SK ;
Guha, S .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2004, 51 (09) :1441-1447
[4]  
CROON J, 2005, P ICMTS, P191
[5]   Ge deep sub-micron pFETs with etched TaN metal gate on a High-K dielectric, fabricated in a 200mm silicon prototyping line [J].
De Jaeger, B ;
Houssa, M ;
Satta, A ;
Kubicek, S ;
Verheyen, P ;
Van Steenbergen, J ;
Croon, J ;
Kaczer, B ;
Van Elshocht, S ;
Delabie, A ;
Kunnen, E ;
Sleeckx, E ;
Teerlinck, I ;
Lindsay, R ;
Schram, T ;
Chiarella, T ;
Degraeve, R ;
Conard, T ;
Poortmans, J ;
Winderickx, G ;
Boullart, W ;
Schaekers, M ;
Mertens, PW ;
Caymax, M ;
Vandervorst, W ;
Van Moorhem, E ;
Biesemans, S ;
De Meyer, K ;
Ragnarsson, L ;
Lee, S ;
Kota, G ;
Raskin, G ;
Mijlemans, P ;
Autran, JL ;
Afanas'ev, VV ;
Stesmans, A ;
Meuris, M ;
Heyns, M .
ESSDERC 2004: PROCEEDINGS OF THE 34TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2004, :189-192
[6]  
DEJAEGER B, 2005, P 14 C INFOS, P26
[7]   GATE-SELF-ALIGNED P-CHANNEL GERMANIUM MISFETS [J].
JACKSON, TN ;
RANSOM, CM ;
DEGELORMO, JF .
IEEE ELECTRON DEVICE LETTERS, 1991, 12 (11) :605-607
[8]  
MARTENS K, 2005, IN PRESS P ECS FALL
[9]   P-CHANNEL GERMANIUM MOSFETS WITH HIGH CHANNEL MOBILITY [J].
MARTIN, SC ;
HITT, LM ;
ROSENBERG, JJ .
IEEE ELECTRON DEVICE LETTERS, 1989, 10 (07) :325-326
[10]   SI-SIO2 INTERFACE - ELECTRICAL PROPERTIES AS DETERMINED BY METAL-INSULATOR-SILICON CONDUCTANCE TECHNIQUE [J].
NICOLLIA.EH ;
GOETZBER.A .
BELL SYSTEM TECHNICAL JOURNAL, 1967, 46 (06) :1055-+