共 15 条
[1]
BAI WP, 2003, VLSI S, P121
[4]
CROON J, 2005, P ICMTS, P191
[5]
Ge deep sub-micron pFETs with etched TaN metal gate on a High-K dielectric, fabricated in a 200mm silicon prototyping line
[J].
ESSDERC 2004: PROCEEDINGS OF THE 34TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE,
2004,
:189-192
[6]
DEJAEGER B, 2005, P 14 C INFOS, P26
[8]
MARTENS K, 2005, IN PRESS P ECS FALL
[10]
SI-SIO2 INTERFACE - ELECTRICAL PROPERTIES AS DETERMINED BY METAL-INSULATOR-SILICON CONDUCTANCE TECHNIQUE
[J].
BELL SYSTEM TECHNICAL JOURNAL,
1967, 46 (06)
:1055-+