High-performance InP-Based enhancement-mode HEMT's using non-alloyed ohmic contacts and Pt-based buried-gate technologies

被引:117
作者
Chen, KJ
Enoki, T
Maezawa, K
Arai, K
Yamamoto, M
机构
[1] NTT LSI Laboratories, Kanagawa Prefecture
关键词
D O I
10.1109/16.481725
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
High performance InP-based InAlAs/InGaAs enhancement-mode HEMT's are demonstrated using two improved approaches to device structure design and fabrication, i.e., nonalloyed ohmic contacts and Pt-based buried-gate technologies, to reduce the source resistance (R(S)). With specially designed cap layer structures, nonalloyed ohmic contacts to the device channel were obtained providing contact resistance as low as 0.067 Omega . mm. Furthermore, in device fabrication, a Pt-based buried-gate approach is used in which depletion-mode HEMT's are first intentionally fabricated, and then, the Pt-based gate metal is annealed at 250 degrees C, causing the Pt-InAlAs reaction to take place under the gate electrode so that Pt sinks into InAlAs and depletes the channel. As a result, the depletion-mode HEMT's are changed to enhancement-mode, while the channel region between the source and gate electrodes remain undepleted, and therefore, the small R(S) of 0.2 Omega . mm can be maintained. Excellent maximum transconductance of 1170 mS/mm was obtained for a 0.5-mu m-gate device. A maximum current-gain cutoff frequency f(T) of 41.2 GHz and maximum unilateral power-gain cutoff frequency f(max) of 61 GHz were demonstrated for a 0.6-mu m-gate enhancement-mode HEMT.
引用
收藏
页码:252 / 257
页数:6
相关论文
共 19 条
[1]  
ABE M, 1987, SEMICONDUCT SEMIMET, V24, P249
[2]   ELIMINATION OF MESA-SIDEWALL GATE LEAKAGE IN INA1AS/INGAAS HETEROSTRUCTURES BY SELECTIVE SIDEWALL RECESSING [J].
BAHL, SR ;
DELALAMO, JA .
IEEE ELECTRON DEVICE LETTERS, 1992, 13 (04) :195-197
[3]   DESIGN CALCULATIONS FOR SUB-MICRON GATE-LENGTH ALGAAS/GAAS MODULATION-DOPED FET STRUCTURES USING CARRIER SATURATION VELOCITY CHARGE-CONTROL MODEL [J].
DAS, MB ;
ROSZAK, ML .
SOLID-STATE ELECTRONICS, 1985, 28 (10) :997-1005
[4]  
Duh K. H. G., 1991, IEEE Microwave and Guided Wave Letters, V1, P114, DOI 10.1109/75.89081
[5]   0.05-MU-M-GATE INALAS/INGAAS HIGH-ELECTRON-MOBILITY TRANSISTOR AND REDUCTION OF ITS SHORT-CHANNEL EFFECTS [J].
ENOKI, T ;
TOMIZAWA, M ;
UMEDA, Y ;
ISHII, Y .
JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 1994, 33 (1B) :798-803
[6]  
Enoki T, 1994, IEEE GAAS IC S, P337
[7]   1.09-EV SCHOTTKY-BARRIER HEIGHT OF NEARLY IDEAL PT/AU CONTACTS DIRECTLY DEPOSITED ON N-AL0.48IN0.52AS AND P+N-AL0.48IN0.52AS LAYERS [J].
FRICKE, A ;
STAREEV, G ;
KUMMETZ, T ;
SOWADA, D ;
MAHNSS, J ;
KOWALSKY, W ;
EBELING, KJ .
APPLIED PHYSICS LETTERS, 1994, 65 (06) :755-757
[8]  
HARADA N, 1991, INDIUM PHOSPHIDE AND RELATED MATERIALS : THIRD INTERNATIONAL CONFERENCE, VOLS 1 AND 2, P377, DOI 10.1109/ICIPRM.1991.147394
[9]  
ITOH T, 1985, I PHYS C SER, V79, P571
[10]   HEMT WITH NONALLOYED OHMIC CONTACTS USING N+-INGAAS CAP LAYER [J].
KURODA, S ;
HARADA, N ;
KATAKAMI, T ;
MIMURA, T .
IEEE ELECTRON DEVICE LETTERS, 1987, 8 (09) :389-391