共 24 条
[5]
Demonstration of pattern transfer into sub-100 nm polysilicon line/space features patterned with extreme ultraviolet lithography
[J].
JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B,
1999, 17 (06)
:2970-2974
[6]
DAOYLE B, 2002, INTEL TECHNOL J, V6, P42
[8]
UX6-100 nm generation CMOS integration technology with Cu/low-k interconnect
[J].
2002 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS,
2002,
:64-65
[9]
Hon-Sum Wong, 1993, International Electron Devices Meeting 1993. Technical Digest (Cat. No.93CH3361-3), P705, DOI 10.1109/IEDM.1993.347215
[10]
Inaba S., 2001, IEDM, V641