Intrinsic parameter fluctuations in decananometer MOSFETs introduced by gate line edge roughness

被引:451
作者
Asenov, A [1 ]
Kaya, S
Brown, AR
机构
[1] Univ Glasgow, Dept Elect & Elect Engn, Glasgow G12 8QQ, Lanark, Scotland
[2] Ohio Univ, Russ Coll Engn & Technol, Sch Elect Engn & Comp Sci, Athens, OH 45701 USA
关键词
intrinsic parameter fluctuation; line edge roughness (LER); MOSFETs; numerical simulation; random discrete dopants;
D O I
10.1109/TED.2003.813457
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, we use statistical three-dimensional (3-D) simulations to study the impact of the gate line edge roughness (LER) on the intrinsic parameters fluctuations in deep decananometer (sub 50 nm) gate MOSFETs. The line edge roughness is introduced using a Fourier synthesis technique based on the power spectrum of a Gaussian autocorrelation function. In carefully designed simulation experiments, we investigate the impact of the rms amplitude Delta and the correlation length Lambda on the intrinsic parameter fluctuations in well scaled, but simple devices with fixed geometry as well as the channel length and width dependence of the fluctuations at fixed LER parameters. For the first time, we superimpose in the simulations LER and random discrete dopants and investigate their relative contribution to the intrinsic parameter fluctuations in the investigated devices. For particular MOSFET geometries, we were able to identify the regions where each of these two sources of intrinsic parameter fluctuations dominates.
引用
收藏
页码:1254 / 1260
页数:7
相关论文
共 24 条
[1]   Hierarchical approach to "atomistic" 3-D MOSFET simulation [J].
Asenov, A ;
Brown, AR ;
Davies, JH ;
Saini, S .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1999, 18 (11) :1558-1565
[2]   Random dopant induced threshold voltage lowering and fluctuations in sub-0.1 μm MOSFET's:: A 3-D "atomistic" simulation study [J].
Asenov, A .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1998, 45 (12) :2505-2513
[3]   Polysilicon gate enhancement of the random dopant induced threshold voltage fluctuations in sub-100 nm MOSFET's with ultrathin gate oxide [J].
Asenov, A ;
Saini, S .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2000, 47 (04) :805-812
[4]   Intrinsic threshold voltage fluctuations in decanano MOSFETs due to local oxide thickness variations [J].
Asenov, A ;
Kaya, S ;
Davies, JH .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2002, 49 (01) :112-119
[5]   Demonstration of pattern transfer into sub-100 nm polysilicon line/space features patterned with extreme ultraviolet lithography [J].
Cardinale, GF ;
Henderson, CC ;
Goldsmith, JEM ;
Mangat, PJS ;
Cobb, J ;
Hector, SD .
JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 1999, 17 (06) :2970-2974
[6]  
DAOYLE B, 2002, INTEL TECHNOL J, V6, P42
[7]   An experimentally validated analytical model for gate line-edge roughness (LER) effects on technology scaling [J].
Díaz, CH ;
Tao, HJ ;
Ku, YC ;
Yen, A ;
Young, K .
IEEE ELECTRON DEVICE LETTERS, 2001, 22 (06) :287-289
[8]   UX6-100 nm generation CMOS integration technology with Cu/low-k interconnect [J].
Fukasaku, K ;
Ono, A ;
Hirai, T ;
Yasuda, Y ;
Okada, N ;
Koyama, S ;
Tamura, T ;
Yamada, Y ;
Nakata, T ;
Yamana, M ;
Ikezawa, N ;
Matsuda, T ;
Arita, K ;
Nambu, H ;
Nishizawa, A ;
Nakabeppu, K ;
Nakamura, N .
2002 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2002, :64-65
[9]  
Hon-Sum Wong, 1993, International Electron Devices Meeting 1993. Technical Digest (Cat. No.93CH3361-3), P705, DOI 10.1109/IEDM.1993.347215
[10]  
Inaba S., 2001, IEDM, V641