On-current modeling of large-grain polycrystalline silicon thin-film transistors

被引:83
作者
Farmakis, FV
Brini, J
Kamarinos, G
Angelis, CT
Dimitriadis, CA
Miyasaka, M
机构
[1] ENSERG, LPCS, F-38016 Grenoble 1, France
[2] Univ Thessaloniki, Dept Phys, GR-54006 Thessaloniki, Greece
[3] Seiko Epson Corp, Base Technol Res Ctr, Nagano 392, Japan
关键词
grain boundaries; modeling; polycrystalline silicon; thin-film transistors;
D O I
10.1109/16.915695
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Large-grain excimer laser-annealed polysilicon TFTs are studied. Due to the large grain size of the polysilicon film (about 2.5 mum), we propose a model for the on-current (above threshold voltage) taking into account the number of grain boundaries within the channel. This linear-region model considers grain and grain boundaries as two noncorrelated regions within the channel of a polysilicon TFT. The trap density at the grain boundaries and the device parameters involved in this model are determined by fitting the experimental transfer characteristic in the linear regime. Moreover, we show that the proposed model provides reliable results within a temperature range from 150 K to 300 K, Finally, it serves to optimize the energy density of laser annealing and to make predictions about polysilicon TFT technology, since TFTs performances versus grain size plots can be obtained.
引用
收藏
页码:701 / 706
页数:6
相关论文
共 14 条