RF characterization of metal T-Gate structure in fully-depleted SOICMOS technology

被引:8
作者
Lam, S
Wan, H
Su, P
Wyatt, PW
Chen, CL
Niknejad, AM
Hu, CM
Ko, PK
Chan, MS
机构
[1] Univ Calif Berkeley, Dept Elect Engn & Comp Sci, Berkeley, CA 94720 USA
[2] MIT, Lincoln Lab, Lexington, MA 02420 USA
关键词
fully-depleted SOI MOSFET; metal gate; RF CMOS; T-gate structure;
D O I
10.1109/LED.2003.810892
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The metal T-gate structure in fully-depleted (FD) silicon-on-insulator (SOI) MOSFET's is investigated from the RF perspective. With the expected low gate resistance R-G, the metal T-gate FD-SOI MOSFET achieves a higher f(max) of 67 GHz as compared with 12.5 GHz in the silicided polysilicon gate counterpart. However, the metal T-gate FD-SOI MOSFET has a lower f(T) of 35 GHz as compared with 44 GHz for the self-aligned polysilicon gate. The extracted parameters reveal that the T-gate structure results in an extra 40% and 80% increase in the parasitic capacitances C-gs and C-gd respectively. The metal gate structure together with the source-drain structure have to be co-optimized to boost the RF performance of FD-SOI MOSFET. A simple guideline to optimize the structure is included.
引用
收藏
页码:251 / 253
页数:3
相关论文
共 20 条
[1]   LINE-TO-GROUND CAPACITANCE CALCULATION FOR VLSI - A COMPARISON [J].
BARKE, E .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1988, 7 (02) :295-298
[2]   Sub-100nm gate length metal gate NMOS transistors fabricated by a replacement gate process [J].
Chatterjee, A ;
Chapman, RA ;
Dixit, G ;
Kuehne, J ;
Hattangady, S ;
Yang, H ;
Brown, GA ;
Aggarwal, R ;
Erdogan, U ;
He, Q ;
Hanratty, M ;
Rogers, D ;
Murtaza, S ;
Fang, SJ ;
Kraft, R ;
Rotondaro, ALP ;
Hu, JC ;
Terry, M ;
Lee, W ;
Fernando, C ;
Konecni, A ;
Wells, G ;
Frystak, D ;
Bowen, C ;
Rodder, M ;
Chen, IC .
INTERNATIONAL ELECTRON DEVICES MEETING - 1997, TECHNICAL DIGEST, 1997, :821-824
[3]   CMOS Metal Replacement Gate Transistors using tantalum pentoxide gate insulator [J].
Chatterjee, A ;
Chapman, RA ;
Joyner, K ;
Otobe, M ;
Hattangady, S ;
Bevan, M ;
Brown, GA ;
Yang, H ;
He, Q ;
Rogers, D ;
Fang, SJ ;
Kraft, R ;
Rotondaro, ALP ;
Terry, M ;
Brennan, K ;
Aur, SW ;
Hu, JC ;
Tsai, HL ;
Jones, P ;
Wilk, G ;
Aoki, M ;
Rodder, M ;
Chen, IC .
INTERNATIONAL ELECTRON DEVICES MEETING 1998 - TECHNICAL DIGEST, 1998, :777-780
[4]   High-performance fully-depleted SOI RF CMOS [J].
Chen, CL ;
Spector, SJ ;
Blumgold, RM ;
Neidhard, RA ;
Beard, WT ;
Yost, DR ;
Knecht, JM ;
Chen, CK ;
Fritze, M ;
Cerny, CL ;
Cook, JA ;
Wyatt, PW ;
Keast, CL .
IEEE ELECTRON DEVICE LETTERS, 2002, 23 (01) :52-54
[5]   MULTILEVEL METAL CAPACITANCE MODELS FOR CAD DESIGN SYNTHESIS SYSTEMS [J].
CHERN, JH ;
HUANG, J ;
ARLEDGE, L ;
LI, PC ;
PING, Y .
IEEE ELECTRON DEVICE LETTERS, 1992, 13 (01) :32-34
[6]  
Collin R.E., 2001, Foundations for Microwave Engineering, V2nd ed.
[7]   AIRBRIDGED-GATE MESFETS FABRICATED BY ISOTROPIC REACTIVE ION ETCHING [J].
HUR, KY ;
COMPTON, RC .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1993, 40 (10) :1736-1739
[8]  
Lee T.H., 1998, DESIGN CMOS RADIO FR
[9]   Thin silicide development for fully-depleted SOI CMOS technology [J].
Liu, HI ;
Burns, JA ;
Keast, CL ;
Wyatt, PW .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1998, 45 (05) :1099-1104
[10]   Fabrication and characterization of sub-quarter-micron MOSFET's with a copper gate electrode [J].
Ma, Y ;
Evans, DR ;
Nguyen, T ;
Ono, Y ;
Hsu, ST .
IEEE ELECTRON DEVICE LETTERS, 1999, 20 (05) :254-255