Thickness scaling limitation factors of ONO interpoly dielectric for nonvolatile memory devices

被引:62
作者
Mori, S
Araki, YY
Sato, M
Meguro, H
Tsunoda, H
Kamiya, E
Yoshikawa, K
Arai, N
Sakagami, E
机构
[1] Semiconduct. Device Eng. Laboratory, Toshiba Corporation
关键词
D O I
10.1109/16.477592
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper describes the scaling limitation factors of ONO interpoly dielectric thickness, mainly considering the charge retention capability and threshold voltage stability for nonvolatile memory cell transistors with a stacked-gate structure, based on experimental results. For good intrinsic charge retention capability, either the top- or bottom-oxide thickness should be greater than around 6 nm. On the other hand, a thicker top-oxide structure is preferable to minimize degradation due to defects, It has been confirmed that a 3.2 nm bottom-oxide shows detectable threshold voltage instability, but 4 mm does not. Effective oxide thickness scaling down to around 13 nm should be possible for flash memory devices with a quarter-micron design rule.
引用
收藏
页码:47 / 53
页数:7
相关论文
共 11 条
[1]  
Bergemont A., 1989, International Electron Devices Meeting 1989. Technical Digest (Cat. No.89CH2637-7), P591, DOI 10.1109/IEDM.1989.74350
[2]  
LEE J, 1988, VLSI S DIG TECH PAPE, P49
[3]   BOTTOM-OXIDE SCALING FOR THIN NITRIDE OXIDE INTERPOLY DIELECTRIC IN STACKED-GATE NONVOLATILE MEMORY CELLS [J].
MORI, S ;
SAKAGAMI, E ;
KANEKO, Y ;
OHSHIMA, Y ;
ARAI, N ;
YOSHIKAWA, K .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1992, 39 (02) :283-291
[4]   POLYOXIDE THINNING LIMITATION AND SUPERIOR ONO INTERPOLY DIELECTRIC FOR NONVOLATILE MEMORY DEVICES [J].
MORI, S ;
ARAI, N ;
KANEKO, Y ;
YOSHIKAWA, K .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1991, 38 (02) :270-277
[5]   ONO INTER-POLY DIELECTRIC SCALING FOR NONVOLATILE MEMORY APPLICATIONS [J].
MORI, S ;
SAKAGAMI, E ;
ARAKI, H ;
KANEKO, Y ;
NARITA, K ;
OHSHIMA, Y ;
ARAI, N ;
YOSHIKAWA, K .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1991, 38 (02) :386-391
[6]  
MORI S, 1987, IEDM, P556
[7]  
Mori S, 1985, VLSI S, P16
[8]  
MORI S, 1994, VLSI S DIG TECH PAPE, P53
[9]  
USHIYAMA M, 1991, 1991 P IEEE IRPS, P331
[10]  
Wu K., 1990, 28th Annual Proceedings. Reliability Physics 1990 (Cat. No.90CH2787-0), P145, DOI 10.1109/RELPHY.1990.66077