A DC-DC charge pump design based on voltage doublers

被引:165
作者
Starzyk, JA [1 ]
Jan, YW
Qiu, FJ
机构
[1] Ohio Univ, Sch Elect Engn & Comp Sci, Athens, OH 45701 USA
[2] Integrated Technol Express Inc, Santa Clara, CA USA
[3] Q Syst Inc, Festerville, PA 19053 USA
来源
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-FUNDAMENTAL THEORY AND APPLICATIONS | 2001年 / 48卷 / 03期
关键词
D O I
10.1109/81.915390
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
dA novel organization of switched capacitor charge pump circuits based on voltage doubler structures is presented in this paper. Each voltage doubler takes a de input and outputs a doubled de voltage, By cascading n voltage doublers the output voltage increases up to 2(n) times. A two-phase voltage doubler and a multiphase voltage doubter (MPVD) structures are discussed and design considerations are presented. A simulator working in the Q-V realm was used for simplified circuit level simulation In order to evaluate the power delivered by a charge pump, a resistive load is attached to the output of the charge pump and an equivalent capacitance is evaluated. A comparison of the voltage doubler circuits with Dickson charge pump and Makowski's voltage multiplier is presented in terms of the area requirements, the voltage gain, and the power level, This paper also identifies optimum loading conditions for different configurations of the charge pumps. Design guidelines for the desired voltage and power levels are discussed, A two-stage MPVD was fabricated using MOSIS 2.0-mum CMOS technology. It was designed with internal frequency regulation to reduce power consumption under no load condition.
引用
收藏
页码:350 / 359
页数:10
相关论文
共 12 条
[1]   DOUBLE AND TRIPLE CHARGE PUMP FOR POWER IC - DYNAMIC-MODELS WHICH TAKE PARASITIC EFFECTS INTO ACCOUNT [J].
DICATALDO, G ;
PALUMBO, G .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-FUNDAMENTAL THEORY AND APPLICATIONS, 1993, 40 (02) :92-101
[2]   Design of an Nth order Dickson voltage multiplier [J].
DiCataldo, G ;
Palumbo, G .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-FUNDAMENTAL THEORY AND APPLICATIONS, 1996, 43 (05) :414-418
[3]   ON-CHIP HIGH-VOLTAGE GENERATION IN MNOS INTEGRATED-CIRCUITS USING AN IMPROVED VOLTAGE MULTIPLIER TECHNIQUE [J].
DICKSON, JF .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1976, 11 (03) :374-378
[4]  
Kobayashi S., 1995, P ISSCC, P122
[5]   Realizability conditions and bounds on synthesis of switched-capacitor DC-DC voltage multiplier circuits [J].
Makowski, MS .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-FUNDAMENTAL THEORY AND APPLICATIONS, 1997, 44 (08) :684-691
[6]  
Oota I., 1990, Electronics and Communications in Japan, Part 2 (Electronics), V73, P85
[7]  
SAWADA K, 1995, P S VLSI CIRC JUN, P75
[8]  
STARZYK JA, 1999, P 1999 SW S MIX SIGN
[9]   A dynamic analysis of the Dickson charge pump circuit [J].
Tanzawa, T ;
Tanaka, T .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1997, 32 (08) :1231-1240
[10]   A 5-V-ONLY OPERATION 0.6-MU-M FLASH EEPROM WITH ROW DECODER SCHEME IN TRIPLE-WELL STRUCTURE [J].
UMEZAWA, A ;
ATSUMI, S ;
KURIYAMA, M ;
BANBA, H ;
IMAMIYA, K ;
NARUKE, K ;
YAMADA, S ;
OBI, E ;
OSHIKIRI, M ;
SUZUKI, T ;
TANAKA, S .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1992, 27 (11) :1540-1546