共 32 条
[21]
Profile-based dynamic voltage and frequency scaling for a multiple clock domain microprocessor
[J].
30TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, PROCEEDINGS,
2003,
:14-25
[22]
Self calibrating clocks for globally asynchronous locally synchronous systems
[J].
2000 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS & PROCESSORS, PROCEEDINGS,
2000,
:73-78
[23]
POUWELSE J, 2001, P 7 ANN INT C MOB CO, P251, DOI DOI 10.1145/381677.381701
[24]
Roy Kaushik, 2000, Low-Power CMOS VLSI Circuit Design
[25]
Seizovic J. N., 1994, Proceedings of the International Symposium on Advanced Research in Asynchronous Circuits and Systems (Cat. No.94TH06627), P87, DOI 10.1109/ASYNC.1994.656289
[26]
Hiding synchronization delays in a GALS processor microarchitecture
[J].
10TH INTERNATIONAL SYMPOSIUM ON ASYNCHRONOUS CIRCUITS AND SYSTEMS, PROCEEDINGS,
2004,
:159-169
[27]
Semeraro G, 2002, EIGHTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, P29
[30]
A 130 nm generation logic technology featuring 70nm transistors, dual Vt transistors and 6 layers of Cu interconnects
[J].
INTERNATIONAL ELECTRON DEVICES MEETING 2000, TECHNICAL DIGEST,
2000,
:567-570