Dielectric pockets - A new concept of the junctions for deca-nanometric CMOS devices

被引：68

作者：

Jurczak, M

Skotnicki, T

Gwoziecki, R

Paoli, M

Tormen, B

Ribot, P

Dutartre, D

Monfray, S

Galvier, J

机构：

[1] France Telecom R&D, Grenoble, France

[2] ST Microelect, Agrate Brianza, Italy

[3] ST Microelect, F-38926 Crolles, France

来源：

IEEE TRANSACTIONS ON ELECTRON DEVICES | 2001年 / 48卷 / 08期

关键词：

bulk punchthrough; CMOS architecture; halos; MOSFET; pockets; short-channel effects; silicon devices; threshold voltage;

D O I：

10.1109/16.936706

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A new concept of dielectric pockets is proposed allowing suppression of short-channel effects (SCEs) and DIBL without increasing the channel doping. The dielectric pockets have been implanted into 0.15-mum PMOS devices showing substantial efficiency in reducing SCE and I-OFF current without altering the current drive. The dielectric pockets thus embody the ideal pocket architecture.

引用

页码：1770 / 1775

页数：6

共 17 条

[11] Ultra-shallow in-situ-doped raised source/drain structure for sub-tenth micron CMOS [J].

Nakahara, Y ;

Takeuchi, K ;

Tatsumi, T ;

Ochiai, Y ;

Manako, S ;

Samukawa, S ;

Furukawa, A .

1996 SYMPOSIUM ON VLSI TECHNOLOGY: DIGEST OF TECHNICAL PAPERS, 1996, :174-175

[12]

OGHURO T, 1998, IEDM, P927

[13] Well-controlled, selectively under-etched Si/SiGe gates for RF and high performance CMOS [J].

Skotnicki, T ;

Jurczak, M ;

Martins, J ;

Paoli, M ;

Tormen, B ;

Pantel, R ;

Hernandez, C ;

Campidelli, I ;

Josse, E ;

Ricci, G ;

Galvier, J .

2000 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2000, :156-157

[14]

TAUR Y, 1998, IEDM, P631

[15] A Gate-side Air-gap Structure (GAS) to reduce the parasitic capacitance in MOSFETs [J].

Togo, M ;

Tanabe, A ;

Furukawa, A ;

Tokunaga, K ;

Hashimoto, T .

1996 SYMPOSIUM ON VLSI TECHNOLOGY: DIGEST OF TECHNICAL PAPERS, 1996, :38-39

[16] A raised source drain technology using in-situ p-doped SiGe and B-doped Si for 0.1-μm CMOS ULSIs [J].

Uchino, T ;

Shiba, T ;

Ohnishi, K ;

Miyauchi, A ;

Nakata, M ;

Inoue, Y ;

Suzuki, T .

INTERNATIONAL ELECTRON DEVICES MEETING - 1997, TECHNICAL DIGEST, 1997, :479-482

[17] Drivability improvement on deep-submicron MOSFET's by elevation of source drain regions [J].

Yamakawa, S ;

Sugihara, K ;

Furukawa, T ;

Nishioka, Y ;

Nakahata, T ;

Abe, Y ;

Maruno, S ;

Tokuda, Y .

IEEE ELECTRON DEVICE LETTERS, 1999, 20 (07) :366-368

← 1 2 →