Nanoscale CMOS

被引:309
作者
Wong, HSP [1 ]
Frank, DJ [1 ]
Solomon, PM [1 ]
Wann, CHJ [1 ]
Welser, JJ [1 ]
机构
[1] IBM Corp, Thomas J Watson Res Ctr, Yorktown Hts, NY 10598 USA
关键词
CMOS; device technology; memory; MOS; MOSFET; nanotechnology; scaling; ultralarge scale integration (ULSI); very large scale integration (VLSI);
D O I
10.1109/5.752515
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper examines the apparent limits, possible extensions, and applications of CMOS technology in the nanometer regime. Starting from device scaling theory and current industry projections, we analyze the achievable performance and possible limits of CMOS technology from the point of view of device physics, device technology, and power consumption. Various possible extentions to the basic logic and memory devices are reviewed, with emphasis on novel devices that are structurally distinct from conventional bulk CMOS logic and memory devices. Possible applications of nanoscale CMOS are examined, with a view to better defining the likely capabilities of future microelectronic systems. This analysis covers both data processing applications and nondata processing applications such as RF and imaging. Finally, we speculate on the future of CMOS for the coming 15-20 years.
引用
收藏
页码:537 / 570
页数:36
相关论文
共 181 条
[31]  
COLINGE JP, 1994, INTERNATIONAL ELECTRON DEVICES MEETING 1994 - IEDM TECHNICAL DIGEST, P817, DOI 10.1109/IEDM.1994.383299
[32]  
CRABBE E, 1992, IEEE ELECT DEVICE LE
[33]   1 MU-M MOSFET VLSI TECHNOLOGY .7. METAL SILICIDE INTERCONNECTION TECHNOLOGY - FUTURE PERSPECTIVE [J].
CROWDER, BL ;
ZIRINSKY, S .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1979, 26 (04) :369-371
[34]   A HIGH-PERFORMANCE 0.25-MU-M CMOS TECHNOLOGY .2. TECHNOLOGY [J].
DAVARI, B ;
CHANG, WH ;
PETRILLO, KE ;
WONG, CY ;
MOY, D ;
TAUR, Y ;
WORDEMAN, MR ;
SUN, JYC ;
HSU, CCH ;
POLCARI, MR .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1992, 39 (04) :967-975
[35]   CMOS SCALING FOR HIGH-PERFORMANCE AND LOW-POWER - THE NEXT 10 YEARS [J].
DAVARI, B ;
DENNARD, RH ;
SHAHIDI, GG .
PROCEEDINGS OF THE IEEE, 1995, 83 (04) :595-606
[36]  
DAVARI B, 1988, P INT EL DEV M, P92
[37]  
Davarik B., 1989, International Electron Devices Meeting 1989. Technical Digest (Cat. No.89CH2637-7), P61, DOI 10.1109/IEDM.1989.74228
[38]   Random MOSFET parameter fluctuation limits to gigascale integration (GSI) [J].
De, VK ;
Tang, XH ;
Meindl, JD .
1996 SYMPOSIUM ON VLSI TECHNOLOGY: DIGEST OF TECHNICAL PAPERS, 1996, :198-199
[39]   DESIGN OF ION-IMPLANTED MOSFETS WITH VERY SMALL PHYSICAL DIMENSIONS [J].
DENNARD, RH ;
GAENSSLEN, FH ;
YU, HN ;
RIDEOUT, VL ;
BASSOUS, E ;
LEBLANC, AR .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1974, SC 9 (05) :256-268
[40]  
Dennard Robert H., 1968, U.S. Patent, Patent No. 3387286