Design considerations of high-κ gate dielectrics for sub-0.1-μm MOSFET's

被引:27
作者
Cheng, BH [1 ]
Cao, M
Vande Voorde, P
Greene, W
Stork, H
Yu, ZP
Woo, JCS
机构
[1] Univ Calif Los Angeles, Dept Elect Engn, Los Angeles, CA 90095 USA
[2] Hewlett Packard Labs, ULSI Res Lab, Palo Alto, CA 94304 USA
[3] Stanford Univ, Ctr Integrated Syst, Stanford, CA 94305 USA
关键词
D O I
10.1109/16.737469
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The potential impact of high-kappa gate dielectrics on device short-channel performance is studied over a wide range of dielectric permittivities. It is shown that the short-channel performance degradation caused by the fringing fields from the gate to the source/drain regions, is mainly determined by the gate thickness-to-length aspect ratio. In addition, the gate stack configuration also plays an important role in the determination of the device short-channel performance degradation.
引用
收藏
页码:261 / 262
页数:2
相关论文
共 9 条
[1]   MOSFET transistors fabricated with high permitivity TiO2 dielectrics [J].
Campbell, SA ;
Gilmer, DC ;
Wang, XC ;
Hsieh, MT ;
Kim, HS ;
Gladfelter, WL ;
Yan, JH .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1997, 44 (01) :104-109
[2]   Gate oxide scaling limits and projection [J].
Hu, CM .
IEDM - INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST 1996, 1996, :319-322
[3]   Gate capacitance attenuation in MOS devices with thin gate dielectrics [J].
Krisch, KS ;
Bude, JD ;
Manchanda, L .
IEEE ELECTRON DEVICE LETTERS, 1996, 17 (11) :521-524
[4]   Quantum-mechanical modeling of electron tunneling current from the inversion layer of ultra-thin-oxide nMOSFET's [J].
Lo, SH ;
Buchanan, DA ;
Taur, Y ;
Wang, W .
IEEE ELECTRON DEVICE LETTERS, 1997, 18 (05) :209-211
[5]   1.5 nm direct-tunneling gate oxide Si MOSFET's [J].
Momose, HS ;
Ono, M ;
Yoshitomi, T ;
Ohguro, T ;
Nakamura, S ;
Saito, M ;
Iwai, H .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1996, 43 (08) :1233-1242
[6]  
*TECHN MOD ASS INC, TMA MEDICI 2 DIM DEV
[7]   Accurate doping profile determination using TED/QM models extensible to sub-quarter micron nMOSFETs [J].
VandeVoorde, P ;
Griffin, PB ;
Yu, Z ;
Oh, SY ;
Dutton, RW .
IEDM - INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST 1996, 1996, :811-814
[8]   A SIMPLE-MODEL FOR QUANTIZATION EFFECTS IN HEAVILY-DOPED SILICON MOSFETS AT INVERSION CONDITIONS [J].
VANDORT, MJ ;
WOERLEE, PH ;
WALKER, AJ .
SOLID-STATE ELECTRONICS, 1994, 37 (03) :411-414
[9]   Modeled tunnel currents for high dielectric constant dielectrics [J].
Vogel, EM ;
Ahmed, KZ ;
Hornung, B ;
Henson, WK ;
McLarty, PK ;
Lucovsky, G ;
Hauser, JR ;
Wortman, JJ .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1998, 45 (06) :1350-1355