Isolation edge effect depending on gate length of MOSFET's with various isolation structures

被引:29
作者
Oishi, T [1 ]
Shiozawa, K [1 ]
Furukawa, A [1 ]
Abe, Y [1 ]
Tokuda, Y [1 ]
机构
[1] Mitsubishi Elect Corp, Adv Technol R&D Ctr, Itami, Hyogo 6648641, Japan
关键词
isolation edge; LOCOS; mixing effect; MOSFET's; STI;
D O I
10.1109/16.830999
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The gate length (L) dependence of the isolation edge effect is investigated for MOSFET's with various isolation structures. We extract the isolation edge effect for a single L by comparing with an H-shaped gate MOSFET which did not have any influence from the isolation edges. For shallow trench isolation (STI), the isolation edge effect is enhanced for L around the onset of the short channel effect (SCE! and is more prominent for a trench edge with a deeper dip. On the other hand, for the local oxidation of silicon (LOCOS) isolation with an elevated field oxide edge (i.e., the bird's beak), the isolation edge effect operates in the opposite direction against the cases of Sn, though it is enhanced around the SGE appearance point. The L dependence is successfully explained using the charge sharing model where the charge shared by the mixing effect between the SCE and the (inverse) narrow width effect [(I)NWE] is introduced at the channel corners. The enhancement of the isolation edge effect results from that the fraction of the charge shared by the mixing effect depends on L, In addition, the difference between STI and LOGOS occurs because the mixing effect for STI is apposite to that for LOCOS.
引用
收藏
页码:822 / 827
页数:6
相关论文
共 16 条
[1]   3-DIMENSIONAL ANALYTICAL SUBTHRESHOLD MODELS FOR BULK MOSFET [J].
AGRAWAL, B ;
DE, VK ;
MEINDL, JD .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1995, 42 (12) :2170-2180
[2]   THE INVERSE-NARROW-WIDTH EFFECT [J].
AKERS, LA .
IEEE ELECTRON DEVICE LETTERS, 1986, 7 (07) :419-421
[3]   A shallow trench isolation using LOCOS edge for preventing corner effects for 0.25/0.18 mu m CMOS technologies and beyond [J].
Chatterjee, A ;
Rogers, D ;
McKee, J ;
Ali, I ;
Nag, S ;
Chen, IC .
IEDM - INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST 1996, 1996, :829-832
[4]   INVERSE-NARROW-WIDTH EFFECTS AND SMALL-GEOMETRY MOSFET THRESHOLD VOLTAGE MODEL [J].
HSUEH, KKL ;
SANCHEZ, JJ ;
DEMASSA, TA ;
AKERS, LA .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1988, 35 (03) :325-338
[5]   THRESHOLD-VOLTAGE ANALYSIS OF SHORT-CHANNEL AND NARROW-CHANNEL MOSFETS BY 3-DIMENSIONAL COMPUTER-SIMULATION [J].
KASAI, R ;
YOKOYAMA, K ;
YOSHII, A ;
SUDO, T .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1982, 29 (05) :870-876
[6]   Shallow trench isolation for advanced ULSI CMOS technologies [J].
Nandakumar, M ;
Chatterjee, A ;
Sridhar, S ;
Joyner, K ;
Rodder, M ;
Chen, IC .
INTERNATIONAL ELECTRON DEVICES MEETING 1998 - TECHNICAL DIGEST, 1998, :133-136
[7]   Anomalous gate length dependence of threshold voltage of trench-isolated metal oxide semiconductor field effect transistors [J].
Oishi, T ;
Shiozawa, K ;
Furukawa, A ;
Abe, Y ;
Tokuda, Y .
JAPANESE JOURNAL OF APPLIED PHYSICS PART 2-LETTERS, 1998, 37 (7B) :L852-L854
[8]   TED control technology for suppression of reverse narrow channel effect in 0.1 μm MOS devices [J].
Ono, A ;
Ueno, R ;
Sakai, I .
INTERNATIONAL ELECTRON DEVICES MEETING - 1997, TECHNICAL DIGEST, 1997, :227-230
[9]  
Perera AH, 1995, INTERNATIONAL ELECTRON DEVICES MEETING, 1995 - IEDM TECHNICAL DIGEST, P679, DOI 10.1109/IEDM.1995.499310
[10]  
SALLAGOITY P, 1996, P 1996 26 EUR SOL ST, P249