共 16 条
[3]
A shallow trench isolation using LOCOS edge for preventing corner effects for 0.25/0.18 mu m CMOS technologies and beyond
[J].
IEDM - INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST 1996,
1996,
:829-832
[6]
Shallow trench isolation for advanced ULSI CMOS technologies
[J].
INTERNATIONAL ELECTRON DEVICES MEETING 1998 - TECHNICAL DIGEST,
1998,
:133-136
[7]
Anomalous gate length dependence of threshold voltage of trench-isolated metal oxide semiconductor field effect transistors
[J].
JAPANESE JOURNAL OF APPLIED PHYSICS PART 2-LETTERS,
1998, 37 (7B)
:L852-L854
[8]
TED control technology for suppression of reverse narrow channel effect in 0.1 μm MOS devices
[J].
INTERNATIONAL ELECTRON DEVICES MEETING - 1997, TECHNICAL DIGEST,
1997,
:227-230
[9]
Perera AH, 1995, INTERNATIONAL ELECTRON DEVICES MEETING, 1995 - IEDM TECHNICAL DIGEST, P679, DOI 10.1109/IEDM.1995.499310
[10]
SALLAGOITY P, 1996, P 1996 26 EUR SOL ST, P249