共 8 条
[1]
Optimizing the electromigration performance of copper interconnects
[J].
INTERNATIONAL ELECTRON DEVICES MEETING 2000, TECHNICAL DIGEST,
2000,
:119-122
[2]
Full copper wiring in a sub-0.25 μm CMOS ULSI technology
[J].
INTERNATIONAL ELECTRON DEVICES MEETING - 1997, TECHNICAL DIGEST,
1997,
:773-776
[3]
KAMIGATA Y, 2001, MAT RES SOC S P, V671
[4]
Complete-abrasive-free process for copper Damascene interconnection
[J].
PROCEEDINGS OF THE IEEE 2000 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE,
2000,
:253-255
[5]
KONDO S, 1999, Patent No. 0913442
[7]
A 130 nm generation logic technology featuring 70nm transistors, dual Vt transistors and 6 layers of Cu interconnects
[J].
INTERNATIONAL ELECTRON DEVICES MEETING 2000, TECHNICAL DIGEST,
2000,
:567-570
[8]
A 7 level metallization with Cu Damascene process using newly developed abrasive free polishing
[J].
PROCEEDINGS OF THE IEEE 2000 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE,
2000,
:264-266