Thin-body Ge-on-insulator p-channel MOSFETs with Pt germanide metal source/drain

被引:61
作者
Maeda, Tatsuro [1 ]
Ikeda, Keiji
Nakaharai, Shu
Tezuka, Tsutomu
Sugiyama, Naoharu
Moriyama, Yoshihiko
Takagi, Shinichi
机构
[1] Natl Inst Adv Ind Sci & Technol, MIRAI Project, Adv Semicond Res Ctr, Tsukuba, Ibaraki 3058562, Japan
[2] Natl Inst Adv Ind Sci & Technol, MIRAI Project, Assoc Super Adv Elect Technol, Tsukuba, Ibaraki 3058569, Japan
[3] ASET, MIRAI Project, Saiwai Ku, Kawasaki, Kanagawa 2128582, Japan
[4] Univ Tokyo, Bunkyo Ku, Tokyo 1138656, Japan
关键词
Ge; Schottky barrier; thin-body Ge-on-insulator; MOSFET;
D O I
10.1016/j.tsf.2005.07.339
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Ge-on-insulator (GOI) layer by the Ge-condensation technique is characterized from the viewpoint of the carrier transport. We fabricate GOI channel metal-oxide-semiconductor field-effect transistors (MOSFETs) featuring ultra-low Schottky barrier metal source/drain for holes using Pt germanide where a buried oxide and a silicon substrate are used as a gate dielectric and a bottom gate electrode, respectively. P-type and N-type channel MOSFET operations in the accumulation and inversion mode, respectively, are demonstrated successfully, according to Schottky barrier heights for each carrier. Hall measurement for the GOI layers indicates the existence of relatively high carrier density of holes, 1.3 x 10(17) cm(-1), which is not attributable to doped impurities. (c) 2005 Elsevier B.V. All rights reserved.
引用
收藏
页码:346 / 350
页数:5
相关论文
共 19 条
[1]   Activation and diffusion studies of ion-implanted p and n dopants in germanium [J].
Chui, CO ;
Gopalakrishnan, K ;
Griffin, PB ;
Plummer, JD ;
Saraswat, KC .
APPLIED PHYSICS LETTERS, 2003, 83 (16) :3275-3277
[2]  
Chui CO, 2002, INTERNATIONAL ELECTRON DEVICES 2002 MEETING, TECHNICAL DIGEST, P437, DOI 10.1109/IEDM.2002.1175872
[3]   High-speed Schottky-barrier pMOSFET with fT=280 GHz [J].
Fritze, M ;
Chen, CL ;
Calawa, S ;
Yost, D ;
Wheeter, B ;
Wyatt, P ;
Keast, CL ;
Snyder, J ;
Larson, J .
IEEE ELECTRON DEVICE LETTERS, 2004, 25 (04) :220-222
[4]  
HUANG CH, 2003, VLSI S, P119
[5]   Complementary silicide source/drain thin-body MOSFETs for the 20nm gate length regime [J].
Kedzierski, J ;
Xuan, PQ ;
Anderson, EH ;
Bokor, J ;
King, TJ ;
Hu, CM .
INTERNATIONAL ELECTRON DEVICES MEETING 2000, TECHNICAL DIGEST, 2000, :57-60
[6]  
Letertre F, 2004, MATER RES SOC SYMP P, V809, P153
[7]   High mobility Ge-on-insulator p-channel MOSFETs using Pt germanide Schottky source/drain [J].
Maeda, T ;
Ikeda, K ;
Nakaharai, S ;
Tezuka, T ;
Sugiyama, N ;
Moriyama, Y ;
Takagi, S .
IEEE ELECTRON DEVICE LETTERS, 2005, 26 (02) :102-104
[8]  
Marshall E D, 1985, MATER RES SOC S P, V47, P161
[9]   Characterization of 7-nm-thick strained Ge-on-insulator layer fabricated by Ge-condensation technique [J].
Nakaharai, S ;
Tezuka, T ;
Sugiyama, N ;
Moriyama, Y ;
Takagi, S .
APPLIED PHYSICS LETTERS, 2003, 83 (17) :3516-3518
[10]  
NAKAHARAI S, 2004, ECS S SIGE MAT PROC, P741