Limitations of conductance to the measurement of the interface state density of MOS capacitors with tunneling gate dielectrics

被引:92
作者
Vogel, EM [1 ]
Henson, WK
Richter, CA
Suehle, JS
机构
[1] Natl Inst Stand & Technol, Div Semicond Elect, Gaithersburg, MD 20899 USA
[2] N Carolina State Univ, Dept Elect & Comp Engn, Raleigh, NC 27695 USA
关键词
capacitance; conductance; dielectric films; MOS devices; tunneling;
D O I
10.1109/16.824736
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A systematic study of the uncertainties, sensitivity and limitations of the conductance technique for extracting the interface state density of tunneling dielectrics is presented. The methodology required to extract device parameters and interface state density from conductance and capacitance data is reviewed and analyzed. The effect of uncertainties in device parameters on extracted interface state density was determined using experimental results of thin oxides (1.4 nm and 2.0 nm). Modeling was used to indicate the effects of various device parameters on the sensitivity of conductance to changes in interface state density. The effect of uncertainties in insulator capacitance of equivalently thin dielectrics on uncertainties in extracted interface state density is minimal. The effect of uncertainties in series resistance increases with increasing bias towards accumulation. An increase in the series resistance of the device causes reduced sensitivity to changes in interface state density especially for interface states located nearer the majority band edge, Increasing tunneling current causes increased uncertainties and reduced sensitivity to changes in interface state density especially for interface states nearer midgap.
引用
收藏
页码:601 / 608
页数:8
相关论文
共 33 条
[1]   DETECTION OF INTERFACE AND VOLUME TRAPS IN VERY THIN OXIDE MOS STRUCTURES USING DLTS, QUASI-STATIC AND CONDUCTANCE MEASUREMENTS [J].
BAUZA, D ;
MORFOULI, P ;
PANANAKAKIS, G .
SOLID-STATE ELECTRONICS, 1991, 34 (09) :933-936
[2]  
Buchanan DA, 1996, ELEC SOC S, V96, P3
[3]   CONDUCTANCE ASSOCIATED WITH INTERFACE STATES IN MOS TUNNEL STRUCTURES [J].
CARD, HC ;
RHODERICK, EH .
SOLID-STATE ELECTRONICS, 1972, 15 (09) :993-+
[4]   STUDIES OF TUNNEL MOS DIODES .1. INTERFACE EFFECTS IN SILICON SCHOTTKY DIODES [J].
CARD, HC ;
RHODERICK, EH .
JOURNAL OF PHYSICS D-APPLIED PHYSICS, 1971, 4 (10) :1589-+
[5]   TUNNELING IN METAL-OXIDE-SILICON STRUCTURES [J].
DAHLKE, WE ;
SZE, SM .
SOLID-STATE ELECTRONICS, 1967, 10 (08) :865-&
[6]   THEORY OF TUNNELING INTO INTERFACE STATES [J].
FREEMAN, LB ;
DAHLKE, WE .
SOLID-STATE ELECTRONICS, 1970, 13 (11) :1483-+
[7]   A RELIABLE APPROACH TO CHARGE-PUMPING MEASUREMENTS IN MOS-TRANSISTORS [J].
GROESENEKEN, G ;
MAES, HE ;
BELTRAN, N ;
DEKEERSMAECKER, RF .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1984, 31 (01) :42-53
[8]   A physically-based model for quantization effects in hole inversion layers [J].
Hareland, SA ;
Jallepalli, S ;
Shih, WK ;
Wang, HH ;
Chindalore, GL ;
Tasch, AF ;
Maziar, CM .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1998, 45 (01) :179-186
[9]   A computationally efficient model for inversion layer quantization effects in deep submicron N-channel MOSFET's [J].
Hareland, SA ;
Krishnamurthy, S ;
Jallepalli, S ;
Yeap, CF ;
Hasnat, K ;
Tasch, AF ;
Maziar, CM .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1996, 43 (01) :90-96
[10]  
HAUSER JJ, 1998, CHARACTERIZATION MET