Effective electron mobility reduced by remote charge scattering in high-κ gate stacks

被引:50
作者
Hiratani, M [1 ]
Saito, S [1 ]
Shimamoto, Y [1 ]
Torii, K [1 ]
机构
[1] Hitachi Ltd, Cent Res Lab, Kokubunji, Tokyo 1858601, Japan
来源
JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS | 2002年 / 41卷 / 7A期
关键词
high-kappa; gate; mobility; dielectric; remote charge scattering;
D O I
10.1143/JJAP.41.4521
中图分类号
O59 [应用物理学];
学科分类号
摘要
The mobility reduction in high-kappa gate stacks is discussed in terms of remote charge scattering. The mobility is recovered by growing an additional layer of SiO2 at the interface between the high-kappa dielectric and the silicon substrate. A good explanation for this finding is that the Coulomb potential which is induced by the fixed charge at the dielectric/SiO2 interface is responsible for the scattering of electrons.
引用
收藏
页码:4521 / 4522
页数:2
相关论文
共 16 条
[1]   ELECTRONIC-PROPERTIES OF TWO-DIMENSIONAL SYSTEMS [J].
ANDO, T ;
FOWLER, AB ;
STERN, F .
REVIEWS OF MODERN PHYSICS, 1982, 54 (02) :437-672
[2]   80 nm poly-silicon gated n-FETs with ultra-thin Al2O3 gate dielectric for ULSI applications [J].
Buchanan, DA ;
Gusev, EP ;
Cartier, E ;
Okorn-Schmidt, H ;
Rim, K ;
Gribelyuk, MA ;
Mocuta, A ;
Ajmera, A ;
Copel, M ;
Guha, S ;
Bojarczuk, N ;
Callegari, A ;
D'Emic, C ;
Kozlowski, P ;
Chan, K ;
Fleming, RJ ;
Jamison, PC ;
Brown, J ;
Arndt, R .
INTERNATIONAL ELECTRON DEVICES MEETING 2000, TECHNICAL DIGEST, 2000, :223-226
[3]   MOSFET carrier mobility model based on gate oxide thickness, threshold and gate voltages [J].
Chen, K ;
Wann, HC ;
Dunster, J ;
Ko, PK ;
Hu, CM ;
Yoshida, M .
SOLID-STATE ELECTRONICS, 1996, 39 (10) :1515-1518
[4]   Effective electron mobility in Si inversion layers in metal-oxide-semiconductor systems with a high-κ insulator:: The role of remote phonon scattering [J].
Fischetti, MV ;
Neumayer, DA ;
Cartier, EA .
JOURNAL OF APPLIED PHYSICS, 2001, 90 (09) :4587-4608
[5]  
Gusev E.P., 2001, IEDM Tech. Dig, P451, DOI DOI 10.1109/IEDM.2001.979537
[6]  
Kim Y., 2001, Tech. Dig. IEDM, P455
[7]   Performance and reliability of ultra thin CVD HfO2 gate dielectrics with dual poly-Si gate electrodes [J].
Lee, SJ ;
Luan, HF ;
Lee, CH ;
Jeon, TS ;
Bai, WP ;
Senzaki, Y ;
Roberts, D ;
Kwong, DL .
2001 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2001, :133-134
[8]   Ultra-thin ZrO2 (or Silicate) with high thermal stability for CMOS gate applications [J].
Luo, ZJ ;
Ma, TP ;
Cartier, E ;
Copel, M ;
Tamagawa, T ;
Halpern, B .
2001 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2001, :135-136
[9]   Performance of MOSFETs with ultra thin ZrO2 and Zr silicate gate dielectrics [J].
Qi, WJ ;
Nieh, R ;
Lee, BH ;
Onishi, K ;
Kang, LG ;
Jeon, Y ;
Lee, JC ;
Kaushik, V ;
Neuyen, BY ;
Prabhu, L ;
Eisenbeiser, K .
2000 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2000, :40-41
[10]   Electrical characterization of Al2O3 n-channel MOSFETs with aluminum gates [J].
Ragnarsson, LÅ ;
Guha, S ;
Bojarczuk, NA ;
Cartier, E ;
Fischetti, MV ;
Rim, K ;
Karasinski, J .
IEEE ELECTRON DEVICE LETTERS, 2001, 22 (10) :490-492