Hole mobility and thermal velocity enhancement for uniaxial stress in Si up to 4 GPa

被引:17
作者
Fan, Xiao-Feng [1 ]
Register, Leonard Franklin
Winstead, Brian
Foisy, Maik C.
Chen, Wanqiang
Zheng, Xin
Ghosh, Bahniman
Banerjee, Sanjay K.
机构
[1] Univ Texas, Microelect Res Ctr, Austin, TX 78758 USA
[2] Univ Texas, Dept Elect & Comp Engn, Austin, TX 78758 USA
[3] Freescale Semicond Inc, Austin, TX 78735 USA
关键词
mobility; Monte Carlo simulation; strained-silicon; thermal velocity; uniaxial stress;
D O I
10.1109/TED.2006.888667
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A theoretical study of the response of hole mobility and thermal velocity, both relevant for short channel devices, to [110] uniaxial stress in Si up to 4 GPa of both tension and compression has been conducted. The straimd-Si bandstructure was calculated using the k(.)p method. Effective masses, thermal velocities, and scattering rates were calculated from the bandstructure as a function of stress. Mobilities were then calculated via full band Monte Carlo simulations. Calculated mobilities match experimental and theoretical data from prior work addressing lower degrees of stress. Large increases in both carrier thermal velocities and mobilities were found. In the high-stress regime between 1 and 2 GPa, mobilities exhibit a strong superlinear dependence, and compressive stress becomes more favorable for increasing both mobilities and thermal velocities in pMOS. Improvements in both thermal velocity and mobility finally only begin to rolloff toward apparent saturation as we push the stress toward 4 GPa in these simulations.
引用
收藏
页码:291 / 296
页数:6
相关论文
共 22 条
[1]  
[Anonymous], IEDM
[2]   A reliable and manufacturable method to induce a stress of >1 GPa on a p-channel MOSFET in high volume manufacturing [J].
Arghavani, R ;
Xia, L ;
M'Saad, H ;
Balseanu, M ;
Karunasiri, G ;
Mascarenhas, A ;
Thompson, SE .
IEEE ELECTRON DEVICE LETTERS, 2006, 27 (02) :114-116
[3]   Stress management in sub-90-nm transistor architecture [J].
Arghavani, R ;
Yuan, Z ;
Ingle, N ;
Jung, KB ;
Seamons, M ;
Venkataraman, S ;
Banthia, V ;
Lija, K ;
Leon, P ;
Karunasiri, G ;
Yoon, S ;
Mascarenhas, A .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2004, 51 (10) :1740-1743
[4]   EVALUATION OF PIEZORESISTIVE COEFFICIENT VARIATION IN SILICON STRESS SENSORS USING A 4-POINT BENDING TEST FIXTURE [J].
BEATY, RE ;
JAEGER, RC ;
SUHLING, JC ;
JOHNSON, RW ;
BUTLER, RD .
IEEE TRANSACTIONS ON COMPONENTS HYBRIDS AND MANUFACTURING TECHNOLOGY, 1992, 15 (05) :904-914
[5]  
BIRNER S, 2002, ANN REPORT 2001 MUN
[6]  
CHIDAMBARAM PR, 2004, VLSI S
[7]   MC simulation of strained-Si MOSFET with full-band structure and quantum correction [J].
Fan, XF ;
Wang, X ;
Winstead, B ;
Register, LF ;
Ravaioli, U ;
Banerjee, SK .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2004, 51 (06) :962-970
[8]   Six-band k•p calculation of the hole mobility in silicon inversion layers:: Dependence on surface orientation, strain, and silicon thickness [J].
Fischetti, MV ;
Ren, Z ;
Solomon, PM ;
Yang, M ;
Rim, K .
JOURNAL OF APPLIED PHYSICS, 2003, 94 (02) :1079-1095
[9]  
Giles MD, 2004, 2004 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, P118
[10]  
Hoyt JL, 2002, INTERNATIONAL ELECTRON DEVICES 2002 MEETING, TECHNICAL DIGEST, P23, DOI 10.1109/IEDM.2002.1175770