共 23 条
[4]
Technology booster using strain-enhancing laminated SiN (SELS) for 65nm node HP MPUs
[J].
IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2004, TECHNICAL DIGEST,
2004,
:209-212
[5]
Hirano T, 2005, INT EL DEVICES MEET, P911
[6]
Hobbs C., 2003, 2003 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.03CH37407), P9, DOI 10.1109/VLSIT.2003.1221060
[7]
Iwamoto K, 2007, 2007 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, P70
[8]
Jung HS, 2005, 2005 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, P232
[9]
Comprehensive study of VFB shift in high-k CMOS -: Dipole formation, fermi-level pinning and oxygen vacancy effect
[J].
2007 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, VOLS 1 AND 2,
2007,
:341-+