共 15 条
[1]
ALAM MA, 2000, IRPS, P21
[2]
[Anonymous], 1999, P S VLSI TECH
[3]
Dynamic NBTI of pMOS transistors and its impact on device lifetime
[J].
41ST ANNUAL PROCEEDINGS: INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM,
2003,
:196-202
[4]
Hole trapping effect on methodology for DC and AC negative bias temperature instability measurements in pMOS transistors
[J].
2004 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS,
2004,
:40-45
[5]
Krishnan AT, 2003, 2003 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST, P349
[6]
Mahapatra S, 2002, INTERNATIONAL ELECTRON DEVICES 2002 MEETING, TECHNICAL DIGEST, P505, DOI 10.1109/IEDM.2002.1175890
[7]
MAHAPATRA S, 2003, P INT EL DEV M, P337
[8]
Impact of negative bias temperature instability on digital circuit reliability
[J].
40TH ANNUAL PROCEEDINGS: INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM,
2002,
:248-254
[9]
CHEMISTRY OF SI-SIO2 INTERFACE TRAP ANNEALING
[J].
JOURNAL OF APPLIED PHYSICS,
1988, 63 (12)
:5776-5793
[10]
SASAKI T, 2003, SSDM, P66