BITPAR - PROCESS-DERIVED BIPOLAR-TRANSISTOR PARAMETERIZATION

被引：1

作者：

MOINIAN, S ^{[1
]}

BROOKE, M ^{[1
]}

CHOMA, J ^{[1
]}

机构：

[1] AEROSPACE CORP,DEPT IC SYST,EL SEGUNDO,CA 90009

来源：

IEEE JOURNAL OF SOLID-STATE CIRCUITS | 1986年 / 21卷 / 02期

关键词：

D O I：

10.1109/JSSC.1986.1052526

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

引用

页码：344 / 352

页数：9

共 32 条

[11]

COLCLASSER RA, 1980, MICROELECTRONICS PRO, P218

[12]

COLCLASSER RA, 1985, MATERIALS DEVICES EL, P137

[13] PROCESS MODELING OF INTEGRATED-CIRCUIT DEVICE TECHNOLOGY [J].

DUTTON, RW ;

HANSEN, SE .

PROCEEDINGS OF THE IEEE, 1981, 69 (10) :1305-1320

[14] AUGER COEFFICIENTS FOR HIGHLY DOPED AND HIGHLY EXCITED SILICON [J].

DZIEWIOR, J ;

SCHMID, W .

APPLIED PHYSICS LETTERS, 1977, 31 (05) :346-348

[15]

EARLY JM, 1952, P IRE NOV, P1401

[16]

GRAY PR, 1977, ANAL DESIGN ANALOG I, P402

[17]

GROSSMAN PC, 1984, 84USC0004 U SO CAL T

[18]

GROVE AS, 1967, PHYSICS TECHNOLOGY S, P269

[19] A CHARGE CONTROL RELATION FOR BIPOLAR TRANSISTORS [J].

GUMMEL, HK .

BELL SYSTEM TECHNICAL JOURNAL, 1970, 49 (01) :115-+

[20] DIFFUSED JUNCTION DEPLETION LAYER CALCULATIONS [J].

LAWRENCE, H ;

WARNER, RM .

BELL SYSTEM TECHNICAL JOURNAL, 1960, 39 (02) :389-403

← 1 2 3 4 →