GENERATION LIFETIME MONITORING ON HIGH-RESISTIVITY SILICON USING GATED DIODES

被引:9
作者
VANSTRAELEN, G
DEBACKKER, K
DEBUSSCHERE, I
CLAEYS, C
DECLERCK, G
机构
[1] IMEC, B-3030 Leuven
关键词
D O I
10.1016/0168-9002(90)90462-F
中图分类号
TH7 [仪器、仪表];
学科分类号
0804 ; 080401 ; 081102 ;
摘要
A stringent requirement for the high performance of electronic circuits is a low diode leakage current. This so-called dark current can be accurately described by means of two parameters, τg, the bulk generation lifetime, and s, the surface generation velocity. In this paper it is shown that on high resistivity silicon, these two parameters cannot be derived as accurately or defined as uniquely from the classical MOS C-t measurements (Zerbst-technique), as is the case for standard doped silicon. The main reason for this is the fact that the boundary conditions for the measurement structure are no longer well defined. This causes physical parameters, which are normally neglected, to become important. Gated diodes on the other hand, when carefully designed, form a very well controlled structure. They allow the monitoring of the surface and the bulk defect density and defect energy level. Their behaviour can also be studied as a function of the processing sequence carried out, or the radiation dose the device was exposed to. Therefore gated diode structures are a major instrument to monitor the quality of silicon radiation detectors and to optimize their fabrication process. A for high resistivity silicon optimized device structure is proposed and its performance is illustrated with experimental results. © 1990.
引用
收藏
页码:48 / 53
页数:6
相关论文
共 8 条
[1]   EFFECTS OF SURFACE STATES ON RELAXATION PHENOMENA IN MOS CAPACITORS [J].
CALZOLARI, PU ;
GRAFFI, S ;
PIERINI, G .
SOLID-STATE ELECTRONICS, 1976, 19 (04) :325-330
[2]   GATE-CONTROLLED DIODE SO MEASUREMENT AND STEADY-STATE LATERAL CURRENT FLOW IN DEEPLY DEPLETED MOS STRUCTURES [J].
PIERRET, RF .
SOLID-STATE ELECTRONICS, 1974, 17 (12) :1257-1269
[3]   GETTERING MECHANISMS IN SILICON [J].
POLIGNANO, ML ;
CEROFOLINI, GF ;
BENDER, H ;
CLAEYS, C .
JOURNAL OF APPLIED PHYSICS, 1988, 64 (02) :869-876
[4]   ANALYSIS OF PULSED MOS CAPACITANCE MEASUREMENT [J].
RABBANI, KS ;
LAMB, DR .
SOLID-STATE ELECTRONICS, 1978, 21 (09) :1171-1173
[5]   INTERPRETATION OF SURFACE AND BULK EFFECTS USING PULSED MIS CAPACITOR [J].
SCHRODER, DK ;
GULDBERG, J .
SOLID-STATE ELECTRONICS, 1971, 14 (12) :1285-+
[6]   STATISTICS OF THE RECOMBINATIONS OF HOLES AND ELECTRONS [J].
SHOCKLEY, W ;
READ, WT .
PHYSICAL REVIEW, 1952, 87 (05) :835-842
[7]   THEORETICAL AND PRACTICAL INVESTIGATION OF THE THERMAL GENERATION IN GATE CONTROLLED DIODES [J].
VANDERSPIEGEL, J ;
DECLERCK, GJ .
SOLID-STATE ELECTRONICS, 1981, 24 (09) :869-877
[8]  
ZERBST M, 1966, Z ANGEW PHYSIK, V22, P30