THRESHOLD VOLTAGE MODELS OF THE NARROW-GATE EFFECT IN MICRON AND SUB-MICRON MOSFETS

被引:8
作者
CHUNG, SSS
SAH, CT
机构
[1] UNIV ILLINOIS, DEPT ELECT & COMP ENGN, URBANA, IL 61801 USA
[2] UNIV ILLINOIS, SOLID STATE ELECTR LAB, URBANA, IL 61801 USA
关键词
COMPUTER AIDED ANALYSIS;
D O I
10.1016/0038-1101(88)90400-5
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Modeling of the narrow gate effect on the threshold voltage shift ( DELTA V//T) and the effective channel width (W//C//E) by Ji and Sah, based on the solution of the Poisson equation for the two-dimensional (2-D) potential distribution using the depletion approximation, has been improved by removing the depletion approximation. A simple two-parameter analytical formula for predicting the threshold voltage shift of a narrow gate MOSFET with gate width (W//G) in the micron and submicron ranges, was proposed and tested against 2-D numerical results. Both parameters can be extracted easily from the theoretical 2-D computed or experimental drain conductance-gate voltage characteristics. The new model shows that the threshold voltage shift of any given MOSFET with a known W//C//E can be determined based only on one test device. Therefore, in applications, computation time can be reduced considerably by using the proposed analytical formula to compute the threshold voltage of any given MOSFET.
引用
收藏
页码:1009 / 1021
页数:13
相关论文
共 24 条
[1]   A MODEL OF A NARROW-WIDTH MOSFET INCLUDING TAPERED OXIDE AND DOPING ENCROACHMENT [J].
AKERS, LA ;
BEGUWALA, MME ;
CUSTODE, FZ .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1981, 28 (12) :1490-1495
[2]   AN ANALYTICAL EXPRESSION FOR THE THRESHOLD VOLTAGE OF A SMALL GEOMETRY MOSFET [J].
AKERS, LA .
SOLID-STATE ELECTRONICS, 1981, 24 (07) :621-627
[3]   THRESHOLD VOLTAGE OF A NARROW-WIDTH MOSFET [J].
AKERS, LA .
ELECTRONICS LETTERS, 1981, 17 (01) :49-51
[4]  
BANDALI MB, 1975, INT ELECTRON DEVICE, P573
[5]  
CHUNG SS, 1987, IEEE T ELECTRON DEV, V34
[6]  
COTTRELL PE, 1981, NUMERICAL ANAL SEMIC, V1, P31
[7]   1 MU-M MOSFET VLSI TECHNOLOGY .2. DEVICE DESIGNS AND CHARACTERISTICS FOR HIGH-PERFORMANCE LOGIC APPLICATIONS [J].
DENNARD, RH ;
GAENSSLEN, FH ;
WALKER, EJ ;
COOK, PW .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1979, 26 (04) :325-333
[8]   NONPLANAR VLSI DEVICE ANALYSIS USING THE SOLUTION OF POISSON EQUATION [J].
GREENFIELD, JA ;
DUTTON, RW .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1980, 27 (08) :1520-1532
[10]   INFLUENCE OF CHANNEL WIDTH ON THRESHOLD VOLTAGE MODULATION IN MOSFETS [J].
JEPPSON, KO .
ELECTRONICS LETTERS, 1975, 11 (14) :297-299