DESIGN AND FABRICATION OF LARGE CAPACITY BUBBLE MEMORY DEVICES (INVITED)

被引:14
作者
BULLOCK, DC
FONTANA, RE
SINGH, SK
BUSH, M
STEIN, R
机构
[1] Texas Instruments, Inc., Dallas
关键词
D O I
10.1109/TMAG.1979.1060421
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In order for the magnetic bubble device technology to remain competitive with other memories higher densities are required. Our approach consists of reducing the period of the conventional permalloy devices from the 12–16µm range to the 6–8µm period range. This density allows the fabrication of a 1Mbit chip in a 1cm2 area. One of the major obstacles in reducing the NiFe period in the past has been the problem of step coverage. We have developed a NiFe design which is totally planar in processing and which is capable of performing generation, swap, replication and detection. The process consists of a tri-layer deposition of AlCu/SiO2/NiFe and then top down masking and material removal steps in which the NiFe is ion milled and the SiO2 and AlCu are plasma etched. The second level has been designed in such a manner that the NiFe layer provides an aid for alignment and masking for the AlCu process since the NiFe is an excellent mask for the plasma etches. In addition, the patterns are direct slice stepped from a 10X E-Beam reticle which produces minimum features of ∼1 µm and registration to better than ±¼µm. Several 1Mbit architectural organizations such as 1×1Mbit, 2×512Kbit and 4×256Kbit will be compared from a performance point of view. © 1979 IEEE
引用
收藏
页码:1697 / 1702
页数:6
相关论文
共 9 条
[1]  
BAILEY RF, 1978, 24TH C MAGN MAGN MAT
[2]   NOVEL MAJOR-MINOR LOOP BUBBLE MEMORY CHIP ORGANIZATION FOR HIGH-PERFORMANCE WITHOUT BLOCK REPLICATION [J].
BONYHARD, PI .
JOURNAL OF APPLIED PHYSICS, 1979, 50 (03) :2213-2215
[3]   DESIGN AND FUNCTIONAL-CHARACTERISTICS OF A 3-MU-M, 254 K-BIT BLOCK REPLICATE BUBBLE MEMORY DEVICE [J].
BULLOCK, DC ;
FONTANA, RE ;
SINGH, SK ;
SEITCHIK, J ;
CLOSSON, A .
JOURNAL OF APPLIED PHYSICS, 1979, 50 (03) :2222-2224
[4]  
NISHIDA H, 1978, 24TH C MAGN MAGN MAT
[5]   300 KBIT BUBBLE MEMORY CHIP WITH PLANAR STRUCTURE [J].
ORIHARA, S ;
KINOSHITA, R ;
YANASE, T ;
SEGAWA, M ;
MATSUYAMA, S ;
YAMAGISHI, K .
JOURNAL OF APPLIED PHYSICS, 1978, 49 (03) :1930-1932
[6]  
REEKSTIN JP, 1973, IEEE T MAGN, VMAG9, P485, DOI 10.1109/TMAG.1973.1067586
[7]   PLANAR PROCESSING FOR MAGNETIC-BUBBLE DEVICES [J].
ROSE, DK .
IEEE TRANSACTIONS ON MAGNETICS, 1976, 12 (06) :618-621
[8]  
SUGITA Y, COMMUNICATION
[9]   256-KBIT BUBBLE MEMORY CHIP FABRICATION AND CHARACTERIZATION [J].
TSUZUKI, N ;
YAMAMOTO, M ;
HYUGA, F .
JOURNAL OF APPLIED PHYSICS, 1979, 50 (03) :2219-2221