NUMERICAL AND EXPERIMENTAL COMPARISON OF 60-V VERTICAL DOUBLE-DIFFUSED MOSFETS AND MOSFETS WITH A TRENCH-GATE STRUCTURE

被引:5
作者
CHANG, HR
机构
关键词
D O I
10.1016/0038-1101(89)90099-3
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
引用
收藏
页码:247 / 251
页数:5
相关论文
共 10 条
[1]   THEORETICAL BASIS FOR FIELD CALCULATIONS ON MULTIDIMENSIONAL REVERSE BIASED SEMICONDUCTOR-DEVICES [J].
ADLER, MS ;
TEMPLE, VAK ;
RUSTAY, RC .
SOLID-STATE ELECTRONICS, 1982, 25 (12) :1179-1186
[2]   SELF-ALIGNED UMOSFETS WITH A SPECIFIC ON-RESISTANCE OF 1 M-OMEGA. CM2 [J].
CHANG, HR ;
BLACK, RD ;
TEMPLE, VAK ;
TANTRAPORN, W ;
BALIGA, BJ .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1987, 34 (11) :2329-2334
[3]  
COHEN RW, 1980, IEEE T ELECTRON DEV, V27, P340
[4]   MODELING OF THE ON-RESISTANCE OF LDMOS, VDMOS, AND VMOS POWER TRANSISTORS [J].
SUN, SC ;
PLUMMER, JD .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1980, 27 (02) :356-367
[5]   A 600-VOLT MOSFET DESIGNED FOR LOW ON-RESISTANCE [J].
TEMPLE, VAK ;
LOVE, RP ;
GRAY, PV .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1980, 27 (02) :343-349
[6]   JUNCTION TERMINATION EXTENSION FOR NEAR-IDEAL BREAKDOWN VOLTAGE IN P-N-JUNCTIONS [J].
TEMPLE, VAK ;
TANTRAPORN, W .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1986, 33 (10) :1601-1608
[7]   AN ULTRA-LOW ON-RESISTANCE POWER MOSFET FABRICATED BY USING A FULLY SELF-ALIGNED PROCESS [J].
UEDA, D ;
TAKAGI, H ;
KANO, G .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1987, 34 (04) :926-930
[8]  
UEDA D, 1985, IEEE T ELECTRON DEV, V32, P2, DOI 10.1109/T-ED.1985.21900
[9]  
UEDA D, 1986, IEDM, P642
[10]   THERMAL-STABILITY AND SECONDARY BREAKDOWN IN PLANAR POWER MOSFETS [J].
YOSHIDA, I ;
OKABE, T ;
KATSUEDA, M ;
OCHI, S ;
NAGATA, M .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1980, 27 (02) :395-398