学术探索
学术期刊
新闻热点
数据分析
智能评审
立即登录
FULLY ION-IMPLANTED INP JFET WITH BURIED P-LAYER
被引:11
作者
:
KIM, SJ
论文数:
0
引用数:
0
h-index:
0
机构:
AT&T BELL LABS,MURRAY HILL,NJ 07974
AT&T BELL LABS,MURRAY HILL,NJ 07974
KIM, SJ
[
1
]
JEONG, JC
论文数:
0
引用数:
0
h-index:
0
机构:
AT&T BELL LABS,MURRAY HILL,NJ 07974
AT&T BELL LABS,MURRAY HILL,NJ 07974
JEONG, JC
[
1
]
VELLACOLEIRO, GP
论文数:
0
引用数:
0
h-index:
0
机构:
AT&T BELL LABS,MURRAY HILL,NJ 07974
AT&T BELL LABS,MURRAY HILL,NJ 07974
VELLACOLEIRO, GP
[
1
]
SMITH, PR
论文数:
0
引用数:
0
h-index:
0
机构:
AT&T BELL LABS,MURRAY HILL,NJ 07974
AT&T BELL LABS,MURRAY HILL,NJ 07974
SMITH, PR
[
1
]
机构
:
[1]
AT&T BELL LABS,MURRAY HILL,NJ 07974
来源
:
IEEE ELECTRON DEVICE LETTERS
|
1990年
/ 11卷
/ 01期
关键词
:
D O I
:
10.1109/55.46930
中图分类号
:
TM [电工技术];
TN [电子技术、通信技术];
学科分类号
:
0808 ;
0809 ;
摘要
:
A buried p-layer has been successfully implemented in a fully ion implanted InP JFET for the first time. Using Be co-implanted with Si, a sharp channel profile is obtained. The saturation current has been reduced and the pinch-off characteristic has been improved with a slight decrease in transconductance and cutoff frequency. The equivalent circuits for the JFET with and without the buried p-layer are compared. © 1990 IEEE
引用
收藏
页码:57 / 58
页数:2
相关论文
共 8 条
[1]
SUBSTRATE-IMPURITIES EFFECTS ON GAAS-MESFETS
[J].
ANHOLT, R
论文数:
0
引用数:
0
h-index:
0
ANHOLT, R
;
SIGMON, TW
论文数:
0
引用数:
0
h-index:
0
SIGMON, TW
.
JOURNAL OF ELECTRONIC MATERIALS,
1988,
17
(01)
:5
-10
[2]
SUPRESSION OF DRAIN CONDUCTANCE TRANSIENTS, DRAIN CURRENT OSCILLATIONS, AND LOW-FREQUENCY GENERATION RECOMBINATION NOISE IN GAAS-FETS USING BURIED CHANNELS
[J].
CANFIELD, PC
论文数:
0
引用数:
0
h-index:
0
CANFIELD, PC
;
FORBES, L
论文数:
0
引用数:
0
h-index:
0
FORBES, L
.
IEEE TRANSACTIONS ON ELECTRON DEVICES,
1986,
33
(07)
:925
-928
[3]
A LOW-POWER HIGH-SPEED ION-IMPLANTED JFET FOR INP-BASED MONOLITHIC OPTOELECTRONIC ICS
[J].
KIM, SJ
论文数:
0
引用数:
0
h-index:
0
KIM, SJ
;
WANG, KW
论文数:
0
引用数:
0
h-index:
0
WANG, KW
;
VELLACOLEIRO, GP
论文数:
0
引用数:
0
h-index:
0
VELLACOLEIRO, GP
;
LUTZE, JW
论文数:
0
引用数:
0
h-index:
0
LUTZE, JW
;
OTA, Y
论文数:
0
引用数:
0
h-index:
0
OTA, Y
;
GUTH, G
论文数:
0
引用数:
0
h-index:
0
GUTH, G
.
IEEE ELECTRON DEVICE LETTERS,
1987,
8
(11)
:518
-520
[4]
INTEGRATED AMPLIFIERS USING FULLY ION-IMPLANTED INP JFETS WITH HIGH TRANSCONDUCTANCE
[J].
KIM, SJ
论文数:
0
引用数:
0
h-index:
0
KIM, SJ
;
GUTH, G
论文数:
0
引用数:
0
h-index:
0
GUTH, G
;
VELLACOLEIRO, GP
论文数:
0
引用数:
0
h-index:
0
VELLACOLEIRO, GP
.
IEEE ELECTRON DEVICE LETTERS,
1988,
9
(06)
:306
-308
[5]
SUSSMANFORT SE, 1987, CIAO MANUAL
[6]
IMPROVEMENT OF ALPHA-PARTICLE-INDUCED SOFT-ERROR IMMUNITY IN A GAAS SRAM BY A BURIED P-LAYER
[J].
UMEMOTO, Y
论文数:
0
引用数:
0
h-index:
0
机构:
HITACHI LTD,DEVICE DEV CTR,GAAS IC GRP,KODAIRA,TOKYO 187,JAPAN
HITACHI LTD,DEVICE DEV CTR,GAAS IC GRP,KODAIRA,TOKYO 187,JAPAN
UMEMOTO, Y
;
MASUDA, N
论文数:
0
引用数:
0
h-index:
0
机构:
HITACHI LTD,DEVICE DEV CTR,GAAS IC GRP,KODAIRA,TOKYO 187,JAPAN
HITACHI LTD,DEVICE DEV CTR,GAAS IC GRP,KODAIRA,TOKYO 187,JAPAN
MASUDA, N
;
SHIGETA, J
论文数:
0
引用数:
0
h-index:
0
机构:
HITACHI LTD,DEVICE DEV CTR,GAAS IC GRP,KODAIRA,TOKYO 187,JAPAN
HITACHI LTD,DEVICE DEV CTR,GAAS IC GRP,KODAIRA,TOKYO 187,JAPAN
SHIGETA, J
;
MITSUSADA, K
论文数:
0
引用数:
0
h-index:
0
机构:
HITACHI LTD,DEVICE DEV CTR,GAAS IC GRP,KODAIRA,TOKYO 187,JAPAN
HITACHI LTD,DEVICE DEV CTR,GAAS IC GRP,KODAIRA,TOKYO 187,JAPAN
MITSUSADA, K
.
IEEE TRANSACTIONS ON ELECTRON DEVICES,
1988,
35
(03)
:268
-274
[7]
UMEMOTO Y, 1982 P GAAS IC S, P173
[8]
BELOW 10 PS/GATE OPERATION WITH BURIED P-LAYER SAINT FETS
[J].
YAMASAKI, K
论文数:
0
引用数:
0
h-index:
0
YAMASAKI, K
;
KATO, N
论文数:
0
引用数:
0
h-index:
0
KATO, N
;
HIRAYAMA, M
论文数:
0
引用数:
0
h-index:
0
HIRAYAMA, M
.
ELECTRONICS LETTERS,
1984,
20
(25-2)
:1029
-1031
←
1
→
共 8 条
[1]
SUBSTRATE-IMPURITIES EFFECTS ON GAAS-MESFETS
[J].
ANHOLT, R
论文数:
0
引用数:
0
h-index:
0
ANHOLT, R
;
SIGMON, TW
论文数:
0
引用数:
0
h-index:
0
SIGMON, TW
.
JOURNAL OF ELECTRONIC MATERIALS,
1988,
17
(01)
:5
-10
[2]
SUPRESSION OF DRAIN CONDUCTANCE TRANSIENTS, DRAIN CURRENT OSCILLATIONS, AND LOW-FREQUENCY GENERATION RECOMBINATION NOISE IN GAAS-FETS USING BURIED CHANNELS
[J].
CANFIELD, PC
论文数:
0
引用数:
0
h-index:
0
CANFIELD, PC
;
FORBES, L
论文数:
0
引用数:
0
h-index:
0
FORBES, L
.
IEEE TRANSACTIONS ON ELECTRON DEVICES,
1986,
33
(07)
:925
-928
[3]
A LOW-POWER HIGH-SPEED ION-IMPLANTED JFET FOR INP-BASED MONOLITHIC OPTOELECTRONIC ICS
[J].
KIM, SJ
论文数:
0
引用数:
0
h-index:
0
KIM, SJ
;
WANG, KW
论文数:
0
引用数:
0
h-index:
0
WANG, KW
;
VELLACOLEIRO, GP
论文数:
0
引用数:
0
h-index:
0
VELLACOLEIRO, GP
;
LUTZE, JW
论文数:
0
引用数:
0
h-index:
0
LUTZE, JW
;
OTA, Y
论文数:
0
引用数:
0
h-index:
0
OTA, Y
;
GUTH, G
论文数:
0
引用数:
0
h-index:
0
GUTH, G
.
IEEE ELECTRON DEVICE LETTERS,
1987,
8
(11)
:518
-520
[4]
INTEGRATED AMPLIFIERS USING FULLY ION-IMPLANTED INP JFETS WITH HIGH TRANSCONDUCTANCE
[J].
KIM, SJ
论文数:
0
引用数:
0
h-index:
0
KIM, SJ
;
GUTH, G
论文数:
0
引用数:
0
h-index:
0
GUTH, G
;
VELLACOLEIRO, GP
论文数:
0
引用数:
0
h-index:
0
VELLACOLEIRO, GP
.
IEEE ELECTRON DEVICE LETTERS,
1988,
9
(06)
:306
-308
[5]
SUSSMANFORT SE, 1987, CIAO MANUAL
[6]
IMPROVEMENT OF ALPHA-PARTICLE-INDUCED SOFT-ERROR IMMUNITY IN A GAAS SRAM BY A BURIED P-LAYER
[J].
UMEMOTO, Y
论文数:
0
引用数:
0
h-index:
0
机构:
HITACHI LTD,DEVICE DEV CTR,GAAS IC GRP,KODAIRA,TOKYO 187,JAPAN
HITACHI LTD,DEVICE DEV CTR,GAAS IC GRP,KODAIRA,TOKYO 187,JAPAN
UMEMOTO, Y
;
MASUDA, N
论文数:
0
引用数:
0
h-index:
0
机构:
HITACHI LTD,DEVICE DEV CTR,GAAS IC GRP,KODAIRA,TOKYO 187,JAPAN
HITACHI LTD,DEVICE DEV CTR,GAAS IC GRP,KODAIRA,TOKYO 187,JAPAN
MASUDA, N
;
SHIGETA, J
论文数:
0
引用数:
0
h-index:
0
机构:
HITACHI LTD,DEVICE DEV CTR,GAAS IC GRP,KODAIRA,TOKYO 187,JAPAN
HITACHI LTD,DEVICE DEV CTR,GAAS IC GRP,KODAIRA,TOKYO 187,JAPAN
SHIGETA, J
;
MITSUSADA, K
论文数:
0
引用数:
0
h-index:
0
机构:
HITACHI LTD,DEVICE DEV CTR,GAAS IC GRP,KODAIRA,TOKYO 187,JAPAN
HITACHI LTD,DEVICE DEV CTR,GAAS IC GRP,KODAIRA,TOKYO 187,JAPAN
MITSUSADA, K
.
IEEE TRANSACTIONS ON ELECTRON DEVICES,
1988,
35
(03)
:268
-274
[7]
UMEMOTO Y, 1982 P GAAS IC S, P173
[8]
BELOW 10 PS/GATE OPERATION WITH BURIED P-LAYER SAINT FETS
[J].
YAMASAKI, K
论文数:
0
引用数:
0
h-index:
0
YAMASAKI, K
;
KATO, N
论文数:
0
引用数:
0
h-index:
0
KATO, N
;
HIRAYAMA, M
论文数:
0
引用数:
0
h-index:
0
HIRAYAMA, M
.
ELECTRONICS LETTERS,
1984,
20
(25-2)
:1029
-1031
←
1
→