FULLY ION-IMPLANTED INP JFET WITH BURIED P-LAYER

被引:11
作者
KIM, SJ [1 ]
JEONG, JC [1 ]
VELLACOLEIRO, GP [1 ]
SMITH, PR [1 ]
机构
[1] AT&T BELL LABS,MURRAY HILL,NJ 07974
关键词
D O I
10.1109/55.46930
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A buried p-layer has been successfully implemented in a fully ion implanted InP JFET for the first time. Using Be co-implanted with Si, a sharp channel profile is obtained. The saturation current has been reduced and the pinch-off characteristic has been improved with a slight decrease in transconductance and cutoff frequency. The equivalent circuits for the JFET with and without the buried p-layer are compared. © 1990 IEEE
引用
收藏
页码:57 / 58
页数:2
相关论文
共 8 条
[1]   SUBSTRATE-IMPURITIES EFFECTS ON GAAS-MESFETS [J].
ANHOLT, R ;
SIGMON, TW .
JOURNAL OF ELECTRONIC MATERIALS, 1988, 17 (01) :5-10
[2]   SUPRESSION OF DRAIN CONDUCTANCE TRANSIENTS, DRAIN CURRENT OSCILLATIONS, AND LOW-FREQUENCY GENERATION RECOMBINATION NOISE IN GAAS-FETS USING BURIED CHANNELS [J].
CANFIELD, PC ;
FORBES, L .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1986, 33 (07) :925-928
[3]   A LOW-POWER HIGH-SPEED ION-IMPLANTED JFET FOR INP-BASED MONOLITHIC OPTOELECTRONIC ICS [J].
KIM, SJ ;
WANG, KW ;
VELLACOLEIRO, GP ;
LUTZE, JW ;
OTA, Y ;
GUTH, G .
IEEE ELECTRON DEVICE LETTERS, 1987, 8 (11) :518-520
[4]   INTEGRATED AMPLIFIERS USING FULLY ION-IMPLANTED INP JFETS WITH HIGH TRANSCONDUCTANCE [J].
KIM, SJ ;
GUTH, G ;
VELLACOLEIRO, GP .
IEEE ELECTRON DEVICE LETTERS, 1988, 9 (06) :306-308
[5]  
SUSSMANFORT SE, 1987, CIAO MANUAL
[6]   IMPROVEMENT OF ALPHA-PARTICLE-INDUCED SOFT-ERROR IMMUNITY IN A GAAS SRAM BY A BURIED P-LAYER [J].
UMEMOTO, Y ;
MASUDA, N ;
SHIGETA, J ;
MITSUSADA, K .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1988, 35 (03) :268-274
[7]  
UMEMOTO Y, 1982 P GAAS IC S, P173
[8]   BELOW 10 PS/GATE OPERATION WITH BURIED P-LAYER SAINT FETS [J].
YAMASAKI, K ;
KATO, N ;
HIRAYAMA, M .
ELECTRONICS LETTERS, 1984, 20 (25-2) :1029-1031