SUPPRESSION OF HOT-CARRIER DEGRADATION IN SI MOSFETS BY GERMANIUM DOPING

被引:13
作者
NG, KK
PAI, CS
MANSFIELD, WM
CLARKE, GA
机构
[1] AT&T Bell Laboratories, Murray Hill
关键词
D O I
10.1109/55.46926
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Presently there are two approaches to reduce hot-carrier effects in Si MOSFET’s, namely the use of lightly doped drain/double diffused drain (LDD/DDD) structures and the reduction of applied bias. Both of these suffer certain penalties. This letter introduces a novel technique which incorporates Ge impurities in the channel to create additional scattering such that “lucky” hot carriers are less probable. Results indicate that while the initial MOSFET characteristics are maintained, the degradation rate under voltage stress is much reduced. © 1990 IEEE
引用
收藏
页码:45 / 47
页数:3
相关论文
共 13 条
[1]   MEASUREMENT OF THE BAND-GAP OF GEXSI1-X/SI STRAINED-LAYER HETEROSTRUCTURES [J].
LANG, DV ;
PEOPLE, R ;
BEAN, JC ;
SERGENT, AM .
APPLIED PHYSICS LETTERS, 1985, 47 (12) :1333-1335
[2]   THE IMPACT OF INTRINSIC SERIES RESISTANCE ON MOSFET SCALING [J].
NG, KK ;
LYNCH, WT .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1987, 34 (03) :503-511
[3]   HOT-ELECTRON HARDENED SI-GATE MOSFET UTILIZING F-IMPLANTATION [J].
NISHIOKA, Y ;
OHYU, K ;
OHJI, Y ;
NATUAKI, N ;
MUKAI, K ;
MA, TP .
IEEE ELECTRON DEVICE LETTERS, 1989, 10 (04) :141-143
[4]   DESIGN AND CHARACTERISTICS OF THE LIGHTLY DOPED DRAIN-SOURCE (LDD) INSULATED GATE FIELD-EFFECT TRANSISTOR [J].
OGURA, S ;
TSANG, PJ ;
WALKER, WW ;
CRITCHLOW, DL ;
SHEPARD, JF .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1980, 27 (08) :1359-1367
[5]   OPTIMIZATION OF THE GERMANIUM PREAMORPHIZATION CONDITIONS FOR SHALLOW-JUNCTION FORMATION [J].
OZTURK, MC ;
WORTMAN, JJ ;
OSBURN, CM ;
AJMERA, A ;
ROZGONYI, GA ;
FREY, E ;
CHU, WK ;
LEE, C .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1988, 35 (05) :659-668
[6]   IMPROVED MOSFET SHORT-CHANNEL DEVICE USING GERMANIUM IMPLANTATION [J].
PFIESTER, JR ;
LAW, ME ;
DUTTON, RW .
IEEE ELECTRON DEVICE LETTERS, 1988, 9 (07) :343-346
[7]  
PFIESTER JR, 1987, IEDM, P740
[8]  
SABNIS AG, 1979, IEDM TECH DIG, P18
[9]   SEMI-EMPIRICAL EQUATIONS FOR ELECTRON VELOCITY IN SILICON .2. MOS INVERSION LAYER [J].
SCHWARZ, SA ;
RUSSEK, SE .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1983, 30 (12) :1634-1639
[10]   SUBMICROMETER MOSFET STRUCTURE FOR MINIMIZING HOT-CARRIER GENERATION [J].
TAKEDA, E ;
KUME, H ;
TOYABE, T ;
ASAI, S .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1982, 29 (04) :611-618