INCORPORATION OF METAL SILICIDES AND REFRACTORY-METALS IN VLSI TECHNOLOGY

被引:47
作者
OSBURN, CM
WANG, QF
KELLAM, M
CANOVAI, C
SMITH, PL
MCGUIRE, GE
XIAO, ZG
ROZGONYI, GA
机构
[1] N CAROLINA STATE UNIV,DEPT ELECT & COMP ENGN,RALEIGH,NC 27695
[2] N CAROLINA STATE UNIV,DEPT MAT SCI & ENGN,RALEIGH,NC 27695
关键词
D O I
10.1016/0169-4332(91)90279-S
中图分类号
O64 [物理化学(理论化学)、化学物理学];
学科分类号
070304 ; 081704 ;
摘要
The advantages and issues associated with the incorporation of metal silicides and the selective deposition of refractory metals into VLSI device technology are illustrated using examples from 1 to 0.25-mu-m CMOS technology where the silicide or metal are formed over a pre-existing junction. While the drive current characteristics, latch-up resistance, and series resistance of junction-clad devices are generally improved, other characteristics, such as hot electron stability, threshold voltage control, and short channel effect may be adversely effected. Reducing the metal (silicide) thickness to reduce silicon consumption and thereby allow scaling the junction depth results in films having considerably higher resistivity and poorer thermal stability. The use of silicide as a diffusion source is shown to be one possible way to scale the technology to smaller dimensions while minimizing the scaling of the silicide thickness. Here we report low leakage (< 10 nA/cm2) n+ and p+ junctions where the junction motion beyond the silicide is believed to be less than 1 nm.
引用
收藏
页码:291 / 312
页数:22
相关论文
共 84 条
[1]   DEVELOPMENT OF THE SELF-ALIGNED TITANIUM SILICIDE PROCESS FOR VLSI APPLICATIONS [J].
ALPERIN, ME ;
HOLLAWAY, TC ;
HAKEN, RA ;
GOSMEYER, CD ;
KARNAUGH, RV ;
PARMANTIE, WD .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1985, 20 (01) :61-69
[2]  
ALVI NS, 1986, MRS S P, V52, P73
[3]   JUNCTION LEAKAGE IN TITANIUM SELF-ALIGNED SILICIDE DEVICES [J].
AMANO, J ;
NAUKA, K ;
SCOTT, MP ;
TURNER, JE ;
TSAI, R .
APPLIED PHYSICS LETTERS, 1986, 49 (12) :737-739
[4]  
AMM DT, 1989, P ESSDERC BERLIN, P561
[5]  
ARENA C, 1987, 17 P EUR C SOL STAT, P41
[6]   EFFECT OF DOPANT REDISTRIBUTION, SEGREGATION, AND CARRIER TRAPPING IN AS-IMPLANTED MOS GATES [J].
BATRA, S ;
PARK, KH ;
LIN, JP ;
YOGANATHAN, S ;
LEE, JC ;
BANERJEE, SK ;
SUN, SW .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1990, 37 (11) :2322-2330
[7]   SELF-ALIGNED SILICIDED (PTSI AND COSI2) ULTRA-SHALLOW P+/N JUNCTIONS [J].
BROADBENT, EK ;
DELFINO, M ;
MORGAN, AE ;
SADANA, DK ;
MAILLOT, P .
IEEE ELECTRON DEVICE LETTERS, 1987, 8 (07) :318-320
[8]   APPLICATION OF SELF-ALIGNED COSI2 INTERCONNECTION IN SUBMICROMETER CMOS TRANSISTORS [J].
BROADBENT, EK ;
IRANI, RF ;
MORGAN, AE ;
MAILLOT, P .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1989, 36 (11) :2440-2446
[9]  
Chen D. C., 1985, International Electron Devices Meeting. Technical Digest (Cat. No. 85CH2252-5), P411
[10]   TISI2 THICKNESS LIMITATIONS FOR USE WITH SHALLOW JUNCTIONS AND SWAMI OR LOCOS ISOLATION [J].
CHEN, DC ;
CASS, TR ;
TURNER, JE ;
MERCHANT, PP ;
CHIU, KY .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1986, 33 (10) :1463-1469