AN EXCELLENT WEIGHT-UPDATING-LINEARITY EEPROM SYNAPSE MEMORY CELL FOR SELF-LEARNING NEURON-MOS NEURAL NETWORKS

被引:24
作者
KOSAKA, H
SHIBATA, T
ISHII, H
OHMI, T
机构
[1] TOHOKU UNIV,ELECT COMMUN RES INST,MICROELECTR LAB,SENDAI,MIYAGI 980,JAPAN
[2] TOHOKU UNIV,DEPT ELECTR ENGN,SENDAI,MIYAGI 980,JAPAN
关键词
D O I
10.1109/16.370025
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A new synapse memory cell employing floating-gate EEPROM technology has been developed which is characterized by an excellent weight-updating linearity under the constant-pulse programming. Such a feature has been realized for the first time by employing a simple self-feedback regime in each cell circuitry. The potential of the floating gate is set to the tunneling electrode by the source follower action of the builtin cell circuitry, thus assuring a constant electric field strength in the tunnel oxide at each programming cycle independent of the stored charge in the boating gate. The synapse cell is composed of only seven transistors and Inherits all the advanced features of our original six-transistor cell [1], such as the standby-power free and dual polarity characteristics. In addition, by optimizing the intra-cell coupling capacitance ratios, the acceleration effect in updating the weight has also been accomplished. All these features make the new synapse cell fully compatible with the hardware learning architecture of the Neuron-MOS neural network [1], [2]. The new synapse cell concept has been verified by experiments using test circuits fabricated by a double-polysilicon CMOS process.
引用
收藏
页码:135 / 143
页数:9
相关论文
共 22 条
[1]  
[Anonymous], 1989, ANALOG VLSI NEURAL S
[2]   A SELF-LEARNING NEURAL NETWORK CHIP WITH 125 NEURONS AND 10K SELF-ORGANIZATION SYNAPSES [J].
ARIMA, Y ;
MASHIKO, K ;
OKADA, K ;
YAMADA, T ;
MAEDA, A ;
KONDOH, H ;
KAYANO, S .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1991, 26 (04) :607-611
[3]   AN ANALOG NEURAL NETWORK PROCESSOR WITH PROGRAMMABLE TOPOLOGY [J].
BOSER, BE ;
SACKINGER, E ;
BROMLEY, J ;
LECUN, Y ;
JACKEL, LD .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1991, 26 (12) :2017-2025
[4]  
DURFEE DA, 1992, IEEE T NEURAL NETWOR, V3
[5]   CHARACTERISTICS OF FLOATING GATE DEVICE AS ANALOG MEMORY FOR NEURAL NETWORKS [J].
FUJITA, O ;
AMEMIYA, Y ;
IWATA, A .
ELECTRONICS LETTERS, 1991, 27 (11) :924-926
[6]   A FLOATING-GATE ANALOG MEMORY DEVICE FOR NEURAL NETWORKS [J].
FUJITA, O ;
AMEMIYA, Y .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1993, 40 (11) :2029-2055
[7]  
GRIFFIN M, 1991, ISSCC DIG TECH PAPER, P180
[8]   OPTIMUM DESIGN OF DUAL-CONTROL GATE CELL FOR HIGH-DENSITY EEPROMS [J].
HIEDA, K ;
WADA, M ;
SHIBATA, T ;
INOUE, S ;
MOMODOMI, M ;
IIZUKA, H .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1985, 32 (09) :1776-1780
[9]  
HOLLER M, 1989, P IJCNN
[10]  
ISHII H, 1992, DEC IEDM, P435