DIRECT MOAT ISOLATION FOR VLSI

被引：25

作者：

WANG, KL

SALLER, SA

HUNTER, WR

CHATTERJEE, PK

YANG, P

机构：

来源：

IEEE TRANSACTIONS ON ELECTRON DEVICES | 1982年 / 29卷 / 04期

关键词：

D O I：

10.1109/T-ED.1982.20740

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

引用

页码：541 / 547

页数：7

共 11 条

[1] MODELS FOR COMPUTER-SIMULATION OF COMPLETE IC FABRICATION PROCESS [J].

ANTONIADIS, DA ;

DUTTON, RW .

IEEE TRANSACTIONS ON ELECTRON DEVICES, 1979, 26 (04) :490-500

[2] TOPOLOGY OF SILICON STRUCTURES WITH RECESSED SIO2 [J].

BASSOUS, E ;

YU, HN ;

MANISCALCO, V .

JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1976, 123 (11) :1729-1737

[3] NONPLANAR VLSI DEVICE ANALYSIS USING THE SOLUTION OF POISSON EQUATION [J].

GREENFIELD, JA ;

DUTTON, RW .

IEEE TRANSACTIONS ON ELECTRON DEVICES, 1980, 27 (08) :1520-1532

[4]

HECHT E, 1974, OPTICS, P61

[5] FORMATION OF SILICON-NITRIDE AT A SI-SIO2 INTERFACE DURING LOCAL OXIDATION OF SILICON AND DURING HEAT-TREATMENT OF OXIDIZED SILICON IN NH3 GAS [J].

KOOI, E ;

VANLIEROP, JG ;

APPELS, JA .

JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1976, 123 (07) :1117-1120

[6]

MOLINE RA, 1973, IEEE T ELECTRON DEVI, V20, P496

[7]

NORTH JC, IEEE T ELECTRON DEVI, V25, P809

[8] SUB-THRESHOLD CONDUCTION IN MOSFETS [J].

TAYLOR, GW .

IEEE TRANSACTIONS ON ELECTRON DEVICES, 1978, 25 (03) :337-350

[9] VLSI LIMITATIONS FROM DRAIN-INDUCED BARRIER LOWERING [J].

TROUTMAN, RR .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1979, 14 (02) :383-391

[10] SUBTHRESHOLD DESIGN CONSIDERATIONS FOR INSULATED GATE FIELD-EFFECT TRANSISTORS [J].

TROUTMAN, RR .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1974, SC 9 (02) :55-60

← 1 2 →