Formation and stability of silicides on polycrystalline silicon

被引:203
作者
Colgan, EG [1 ]
Gambino, JP [1 ]
Hong, QZ [1 ]
机构
[1] TEXAS INSTRUMENTS INC,SEMICOND PROC & DEVICE CTR,DALLAS,TX 75243
关键词
silicides; polysilicon; ALIGNED COSI2 INTERCONNECTION; SECONDARY GRAIN-GROWTH; CVD TUNGSTEN SILICIDE; POLY-SI LINES; THERMAL-STABILITY; THIN-FILMS; JUNCTION LEAKAGE; DIFFUSION MECHANISMS; DISILICIDE FORMATION; INTEGRATED-CIRCUITS;
D O I
10.1016/0927-796X(95)00186-7
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Silicides are widely used in silicon integrated circuits as contacts and interconnections. In many applications silicides are used on polycrystalline silicon (polysilicon) such as the gates of FETs and the emitter of bipolar transistors. The use of silicide on polysilicon structures presents a number of unique challenges both in formation of the silicide and in morphological stability during high temperature processing. The purpose of this paper is to review the formation, morphology, and thermal stability of silicides on polysilicon. Mechanisms for silicide roughening on polysilicon are discussed including non-uniform initial reactions, agglomeration, and silicide enhanced grain growth. Results for silicides on polysilicon are compared with those on single crystal Si where relevant. A detailed description of silicide instability and device degradation is presented for a number of silicides, emphasizing TiSi2, CoSi2, and WSi2. Finally, methods for improving the stability of silicides on polysilicon are discussed.
引用
收藏
页码:43 / 96
页数:54
相关论文
共 167 条
[31]   UTILIZATION OF THIN AS-DEPOSITED AMORPHOUS-SILICON GATE EMITTER LAYER IN ADVANCED CMOS BICMOS PROCESSES [J].
ELDIWANY, M ;
BRASSINGTON, M .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1992, 39 (05) :1262-1265
[32]  
ELLWANGER RC, 1991, MAT RES S C, P335
[33]   SPATIALLY CONFINED NICKEL DISILICIDE FORMATION AT 400 DEGREES-C ON ION-IMPLANTATION PREAMORPHIZED SILICON [J].
EROKHIN, YN ;
HONG, F ;
PRAMANICK, S ;
ROZGONYI, GA ;
PATNAIK, BK ;
WHITE, CW .
APPLIED PHYSICS LETTERS, 1993, 63 (23) :3173-3175
[34]  
FOLL H, 1981, J APPL PHYS, V52, P5510, DOI 10.1063/1.329533
[35]   A NEW MOSI2/THIN POLY-SI GATE PROCESS TECHNOLOGY WITHOUT DIELECTRIC DEGRADATION OF A GATE OXIDE [J].
FUKUMOTO, M ;
SHINOHARA, A ;
OKADA, S ;
KUGIMIYA, K .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1984, 31 (10) :1432-1439
[36]  
GAAIN E, 1993, MATER RES SOC S P, V303, P109
[37]   PTSI-INDUCED JUNCTION LEAKAGE [J].
GAMBINO, JP ;
MONKOWSKI, MD ;
TSANG, PJ ;
SHEPARD, JF ;
RANSOM, CM ;
WONG, CY .
JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1989, 136 (07) :2063-2067
[38]   JUNCTION LEAKAGE DUE TO COSI2 FORMATION ON AS-DOPED POLYSILICON [J].
GAMBINO, JP ;
CUNNINGHAM, B .
JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1993, 140 (09) :2654-2658
[39]  
GAMBINO JP, 1991, P S INTERCONNECTION, P264
[40]  
GAMBINO JP, 1988, MATER RES SOC S P, V106, P181