Exploring Asynchronous Design Techniques for Process-Tolerant and Energy-Efficient Subthreshold Operation

被引:55
作者
Chang, Ik Joon [1 ]
Park, Sang Phill [1 ]
Roy, Kaushik [1 ]
机构
[1] Purdue Univ, Sch Elect & Comp Engn, W Lafayette, IN 47906 USA
关键词
Asynchronous logic; CMOS digital circuit design; low power VLSI; subthreshold logic design;
D O I
10.1109/JSSC.2009.2036764
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Supply voltage scaling is one of the easiest ways to reduce energy dissipation. Therefore, researchers have considered subthreshold logic as a promising option to achieve ultra low energy dissipation. However, circuit propagation delay is extremely sensitive to PVT variations under subthreshold operation. Hence, large delay margin is required for successful operation of conventional synchronous designs. Since leakage energy contributes to a substantial portion of total energy dissipation in subthreshold operation, the leakage energy dissipated for the required delay margin degrades energy efficiency significantly. In addition, even small intra-die variations result in large clock skew and hence, it is difficult to efficiently handle timing issues such as the setup and the hold time violations. In this work, we explore asynchronous design approach to address these challenges in subthreshold operation. We employ critical-path replica to generate completion signals of combinational logic blocks and use classical four-phase handshaking for communication between pipeline flip-flops. Since the proposed design approach uses only local clock buffers, it is easier to handle timing problems compared to synchronous designs. We compared iso-yield minimum energy dissipation of two design approaches (synchronous and asynchronous) in an inverter chain. Despite leakage overhead due to pad delay of critical-path delay line and "return-to-zero" time of four-phase handshaking, the proposed asynchronous design shows 71% energy savings compared to its synchronous counterpart. To demonstrate subthreshold operation of the proposed design approach, we fabricated an 8-tap FIR filter in 90 nm CMOS. Measured oscilloscope plots of handshaking and output bus signals show that the design operates successfully below 300 mV. We also measured energy consumption of the FIR filter from 19 test chips-the average was 4.64 pJ and the standard deviation was 0.3526 pJ.
引用
收藏
页码:401 / 410
页数:10
相关论文
共 18 条
[1]   Intrinsic parameter fluctuations in decananometer MOSFETs introduced by gate line edge roughness [J].
Asenov, A ;
Kaya, S ;
Brown, AR .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2003, 50 (05) :1254-1260
[2]   High performance asynchronous design using single-track full-buffer standard cells [J].
Ferretti, Marcos ;
Beerel, Peter A. .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2006, 41 (06) :1444-1454
[3]   Exploring variability and performance in a sub-200-mV processor [J].
Hanson, Scott ;
Zhai, Bo ;
Seok, Mingoo ;
Cline, Brian ;
Zhou, Kevin ;
Singhal, Meghna ;
Minuth, Michael ;
Olson, Javin ;
Nazhandali, Leyla ;
Austin, Todd ;
Sylvester, Dennis ;
Blaauw, David .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2008, 43 (04) :881-891
[4]   A 85mV 40nW process-to le rant subthreshold WFIR filter in 130nm technology [J].
Hwang, Myeong-Eun ;
Raychowdhury, Arijit ;
Kim, Keejong ;
Roy, Kaushik .
2007 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2007, :154-155
[5]   A FULLY ASYNCHRONOUS DIGITAL SIGNAL PROCESSOR USING SELF-TIMED CIRCUITS [J].
JACOBS, GM ;
BRODERSEN, RW .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1990, 25 (06) :1526-1537
[6]   Models and algorithms for bounds on leakage in CMOS circuits [J].
Johnson, MC ;
Somasekhar, D ;
Roy, K .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1999, 18 (06) :714-725
[7]   A 65 nm Sub-Vt Microcontroller With Integrated SRAM and Switched Capacitor DC-DC Converter [J].
Kwong, Joyce ;
Ramadass, Yogesh K. ;
Verma, Naveen ;
Chandrakasan, Anantha. P. .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2009, 44 (01) :115-126
[8]  
Rabacy J. M., 2003, DIGITAL INTEGRATED C
[9]   Minimum energy tracking loop with embedded DC-DC converter enabling ultra-low-voltage operation down to 250 mV in 65 nm CMOS [J].
Ramadass, Yogesh K. ;
Chandrakasan, Anantha P. .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2008, 43 (01) :256-265
[10]  
Roy K., 2000, LOW POWER CMOS VLSI