共 18 条
[1]
[Anonymous], 2001, BOCARATON TAYLOR FRA
[8]
Scaling challenges and device design requirements for high performance sub-50 nm gate length planar CMOS transistors
[J].
2000 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS,
2000,
:174-175