Theoretical study of some physical aspects of electronic transport in nMOSFETs at the 10-nm gate-length

被引:94
作者
Fischetti, Massimo V. [1 ]
O'Regan, Terrance P. [1 ]
Narayanan, Sudarshan [1 ]
Sachs, Catherine [1 ]
Jin, Seonghoon [1 ]
Kim, Jiseok [1 ]
Zhang, Yan [1 ]
机构
[1] Univ Massachusetts, Dept Elect & Comp Engn, Amherst, MA 01003 USA
关键词
high-kappa; gate dielectric; low-field mobility; Monte Carlo; scaling; short channel; surface optical phonons; transconductance;
D O I
10.1109/TED.2007.902722
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We discuss selected aspects of the physics of electronic transport in nMOSFETs at the 10-nm scale: Long-range Coulomb interactions, which may degrade performance and even prevent ballistic transport from occurring; scattering with high-kappa insulator interfacial modes, which depresses the electron mobility but is found to affect minimally the saturated transconductance of 15-nm devices; and the use of high-mobility small effective-mass substrates, which poses serious concerns related to performance limitations due to the density-of-states (DOS) bottleneck and to the hand-to-hand (Zener) leakage current. On the basis of our results, we argue that ballistic transport may not only be unachievable (because of unavoidable electron-electron collisions) but may also be undesirable, as it may enhance the DOS bottleneck. We also argue that the knowledge of low-field mobility is of little use in predicting quantitatively the performance of devices in the saturated region.
引用
收藏
页码:2116 / 2136
页数:21
相关论文
共 62 条
[1]   ELECTRONIC-PROPERTIES OF TWO-DIMENSIONAL SYSTEMS [J].
ANDO, T ;
FOWLER, AB ;
STERN, F .
REVIEWS OF MODERN PHYSICS, 1982, 54 (02) :437-672
[2]   Electron-electron interaction signature peak in the substrate current versus gate voltage characteristics of n-channel silicon MOSFETs [J].
Anil, KG ;
Mahapatra, S ;
Eisele, I .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2002, 49 (07) :1283-1288
[3]   GENERALIZED SCALING THEORY AND ITS APPLICATION TO A 1/4 MICROMETER MOSFET DESIGN [J].
BACCARANI, G ;
WORDEMAN, MR ;
DENNARD, RH .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1984, 31 (04) :452-462
[4]   Ge n-MOSFETs on lightly doped substrates with high-κ dielectric and TaN gate [J].
Bai, WP ;
Lu, N ;
Ritenour, A ;
Lee, ML ;
Antoniadis, DA ;
Kwong, DL .
IEEE ELECTRON DEVICE LETTERS, 2006, 27 (03) :175-178
[5]   High-κ/metal-gate stack and its MOSFET characteristics [J].
Chau, R ;
Datta, S ;
Doczy, M ;
Doyle, B ;
Kavalieros, J ;
Metz, M .
IEEE ELECTRON DEVICE LETTERS, 2004, 25 (06) :408-410
[6]   On the physical understanding of the kT-layer concept in quasi-ballistic regime of transport in nanoscale devices [J].
Clerc, Raphael ;
Palestri, Pierpaolo ;
Selmi, Luca .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2006, 53 (07) :1634-1640
[7]   ELECTRODYNAMICS OF QUASI-2-DIMENSIONAL ELECTRONS [J].
DAHL, DA ;
SHAM, LJ .
PHYSICAL REVIEW B, 1977, 16 (02) :651-661
[8]   Analytical models for the insight into the use of alternative channel materials in ballistic nano-MOSFETs [J].
De Michielis, Marco ;
Esseni, David ;
Driussi, Francesco .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2007, 54 (01) :115-123
[9]   DESIGN OF ION-IMPLANTED MOSFETS WITH VERY SMALL PHYSICAL DIMENSIONS [J].
DENNARD, RH ;
GAENSSLEN, FH ;
YU, HN ;
RIDEOUT, VL ;
BASSOUS, E ;
LEBLANC, AR .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1974, SC 9 (05) :256-268
[10]   High performance fully-depleted tri-gate CMOS transistors [J].
Doyle, BS ;
Datta, S ;
Doczy, M ;
Hareland, S ;
Jin, B ;
Kavalieros, J ;
Linton, T ;
Murthy, A ;
Rios, R ;
Chau, R .
IEEE ELECTRON DEVICE LETTERS, 2003, 24 (04) :263-265