Carrier quantization at flat bands in MOS devices

被引:42
作者
Pacelli, A [1 ]
Spinelli, AS [1 ]
Perron, LM [1 ]
机构
[1] Politecn Milan, Dipartimento Elettron & Informaz, I-20133 Milan, Italy
关键词
capacitance; modeling; MOS transistor; quantization;
D O I
10.1109/16.740906
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
While the modeling of carrier quantization in strong inversion and accumulation has received extensive attention in the literature, it is commonly assumed that near flat bands a classical model is acceptable, due to the small surface electric field. We show that this picture is not correct, The presence of the abrupt potential discontinuity at the Si/SiO2 interface causes a "dark space" of a few nanometers, where the carrier concentration is much smaller than in the bulk, This quantum effect causes a significant attenuation of the capacitance in the near-flat-band region for channel doping concentrations above 10(17) cm(-3). The effect is also important at the polysilicon side, where a high doping concentration is used. The nonnegligible effects of the dark space on the C-V curve of MOS devices are shown.
引用
收藏
页码:383 / 387
页数:5
相关论文
共 13 条
[1]   MODELING THE POLYSILICON DEPLETION EFFECT AND ITS IMPACT ON SUBMICROMETER CMOS CIRCUIT PERFORMANCE [J].
ARORA, ND ;
RIOS, R ;
HUANG, CL .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1995, 42 (05) :935-943
[2]   A POISSON C-V PROFILER [J].
BLACKSIN, JM .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1986, 33 (09) :1387-1389
[3]   FREEZE-OUT CHARACTERISTICS OF MOS VARACTOR [J].
GRAY, PV ;
BROWN, DM .
APPLIED PHYSICS LETTERS, 1968, 13 (08) :247-&
[4]   MOS FLAT-BAND CAPACITANCE METHOD AT LOW-TEMPERATURES [J].
HUANG, CL ;
GILDENBLAT, GS .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1989, 36 (08) :1434-1439
[5]   Electron and hole quantization and their impact on deep submicron silicon p- and n-MOSFET characteristics [J].
Jallepalli, S ;
Bude, J ;
Shih, WK ;
Pinto, MR ;
Maziar, CM ;
Tasch, AF .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1997, 44 (02) :297-303
[6]   Gate capacitance attenuation in MOS devices with thin gate dielectrics [J].
Krisch, KS ;
Bude, JD ;
Manchanda, L .
IEEE ELECTRON DEVICE LETTERS, 1996, 17 (11) :521-524
[7]   Self-consistent solution of the Schrodinger equation in semiconductor devices by implicit iteration [J].
Pacelli, A .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1997, 44 (07) :1169-1171
[8]   Self-consistent modeling of accumulation layers and tunneling currents through very thin oxides [J].
Rana, F ;
Tiwari, S ;
Buchanan, DA .
APPLIED PHYSICS LETTERS, 1996, 69 (08) :1104-1106
[9]   Characterization of polysilicon-gate depletion in MOS structures [J].
Ricco, B ;
Versari, R ;
Esseni, D .
IEEE ELECTRON DEVICE LETTERS, 1996, 17 (03) :103-105
[10]   SELF-CONSISTENT RESULTS FOR N-TYPE SI INVERSION LAYERS [J].
STERN, F .
PHYSICAL REVIEW B, 1972, 5 (12) :4891-&