The future of interconnection technology

被引:89
作者
Theis, TN
机构
[1] IBM Corp, Div Res, Thomas J Watson Res Ctr, Dept Semicond Sci & Technol, Yorktown Hts, NY 10598 USA
[2] Tech Univ Munich, D-8000 Munich, Germany
关键词
D O I
10.1147/rd.443.0379
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Continuing advances in interconnection technology are seen as essential to continued improvements in integrated circuit performance, The recent introduction of copper metallization, dual-damascene processing, and fully articulated hierarchical wiring structures, along with the imminent introduction of low-dielectric-constant insulating materials, indicates an accelerating pace of innovation, Nevertheless, some authors have argued that such innovations will sustain chip-level performance improvements for only another generation or two. In light of this pessimism, current trends and probable paths in the future evolution of interconnection technology are reviewed, A simple model is developed and used to estimate future wiring requirements and to examine the value of further innovations in materials and architecture, As long as current trends continue, with memory arrays filling an increasing fraction of the total area of highperformance microprocessor chips, wiring need not be a performance limiter for at least another decade. Alternative approaches, such as optical interconnections on chip, have little to offer while the incremental elaboration of the traditional wiring systems is still rapidly advancing.
引用
收藏
页码:379 / 390
页数:12
相关论文
共 24 条
[1]   OPTIMAL INTERCONNECTION CIRCUITS FOR VLSI [J].
BAKOGLU, HB ;
MEINDL, JD .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1985, 32 (05) :903-909
[2]  
BAKOGLU HB, 1990, CIRCUITS INTERCONNEC, P202
[3]  
Bohr MT, 1995, INTERNATIONAL ELECTRON DEVICES MEETING, 1995 - IEDM TECHNICAL DIGEST, P241, DOI 10.1109/IEDM.1995.499187
[4]  
Dally W. J., 1999, Proceedings of the IEEE 1999 International Interconnect Technology Conference (Cat. No.99EX247), P15, DOI 10.1109/IITC.1999.787064
[5]   A stochastic wire-length distribution for gigascale integration (GSI) - Part I: Derivation and validation [J].
Davis, JA ;
De, VK ;
Meindl, JD .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1998, 45 (03) :580-589
[6]   Functional high-speed characterization and modeling of a six-layer copper wiring structure and performance comparison with aluminum on-chip interconnections [J].
Deutsch, A ;
Harrer, H ;
Surovic, CW ;
Hellner, G ;
Edelstein, DC ;
Goldblatt, RD ;
Biery, GA ;
Greco, NA ;
Foster, DM ;
Crabbe, E ;
Su, LT ;
Coteus, PW .
INTERNATIONAL ELECTRON DEVICES MEETING 1998 - TECHNICAL DIGEST, 1998, :295-298
[7]   WIRE LENGTH DISTRIBUTION FOR PLACEMENTS OF COMPUTER LOGIC [J].
DONATH, WE .
IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 1981, 25 (2-3) :152-155
[8]   Full copper wiring in a sub-0.25 μm CMOS ULSI technology [J].
Edelstein, D ;
Heidenreich, J ;
Goldblatt, R ;
Cote, W ;
Uzoh, C ;
Lustig, N ;
Roper, P ;
McDevitt, T ;
Motsiff, W ;
Simon, A ;
Dukovic, J ;
Wachnik, R ;
Rathore, H ;
Schulz, R ;
Su, L ;
Luce, S ;
Slattery, J .
INTERNATIONAL ELECTRON DEVICES MEETING - 1997, TECHNICAL DIGEST, 1997, :773-776
[9]   Channel drop tunneling through localized states [J].
Fan, SH ;
Villeneuve, PR ;
Joannopoulos, JD .
PHYSICAL REVIEW LETTERS, 1998, 80 (05) :960-963
[10]   Photonic crystals: Putting a new twist on light [J].
Joannopoulos, JD ;
Villeneuve, PR ;
Fan, SH .
NATURE, 1997, 386 (6621) :143-149