A single-poly EEPROM cell for embedded memory applications

被引：37

作者：

Di Bartolomeo, A. ^{[1
,2
,3
]}

Ruecker, H. ^{[1
]}

Schley, P. ^{[1
]}

Fox, A. ^{[1
]}

Lischke, S. ^{[1
]}

Na, Kee-Yeol ^{[1
,4
]}

机构：

[1] IHP Microelect, D-15236 Frankfurt, Oder, Germany

[2] Univ Salerno, Dipartimento Fis, ER Caianiello & INFN, Grp Coll Salerno, I-84081 Baronissi, Italy

[3] Univ Salerno, Ctr Interdipartimentale Ric NANO MATES, I-84081 Baronissi, Italy

[4] Chungbuk Prov Coll, Okcheon Goon 373807, Chungbuk, South Korea

来源：

SOLID-STATE ELECTRONICS | 2009年 / 53卷 / 06期

关键词：

Non-volatile memory; Flash memory; EEPROM; Single-poly-silicon; Fowler-Nordheim tunnelling; Reliability; Endurance; Data retention;

D O I：

10.1016/j.sse.2009.04.007

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

We present a novel single-poly-silicon EEPROM cell for embedded memory. The cell is integrated in a 0.13 mu m RF-CMOS technology without process modifications and is composed of an NMOS transistor and a MOS capacitor on two isolated P-wells sharing a floating poly-silicon layer. A two-polarity voltage of +/- 6 V is applied for writing and erasing using uniform-channel Fowler-Nordheim tunnelling. Operations faster than 1 ms, endurance over 10(+3) cycles and data retention longer than 10 years are demonstrated. (C) 2009 Elsevier Ltd. All rights reserved.

引用

页码：644 / 648

页数：5

共 22 条

[11] 1.25 volt, low cost, embedded FLASH memory for low density applications [J].

McPartland, RJ ;

Singh, R .

2000 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2000, :158-161

[12] A SINGLE POLY-EEPROM CELL STRUCTURE FOR USE IN STANDARD CMOS PROCESSES [J].

OHSAKI, K ;

ASAMOTO, N ;

TAKAGAKI, S .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1994, 29 (03) :311-316

[13] Flash memory cells - An overview [J].

Pavan, P ;

Bez, R ;

Olivo, P ;

Zanoni, E .

PROCEEDINGS OF THE IEEE, 1997, 85 (08) :1248-1271

[14]

RASZKA J, 2004, IEEE INT SOL STAT CI

[15]

REN T, 2004, P 7 INT C SOL STAT I, V1, P711

[16] SiGeBiCMOS technology with 3.0 ps gate delay [J].

Ruecker, H. ;

Heinemann, B. ;

Barth, R. ;

Bauer, J. ;

Blum, K. ;

Bolze, D. ;

Drews, J. ;

Fischer, G. G. ;

Fox, A. ;

Fursenko, O. ;

Grabolla, T. ;

Haak, U. ;

Hoeppner, W. ;

Knoll, D. ;

Koepke, K. ;

Kuck, B. ;

Mai, A. ;

Marschmeyer, S. ;

Morgenstern, T. ;

Richter, H. H. ;

Schley, P. ;

Schmidt, D. ;

Schulz, K. ;

Tillack, B. ;

Weidner, G. ;

Winkler, W. ;

Wolansky, D. ;

Wulf, H. E. ;

Yamamototo, Y. .

2007 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, VOLS 1 AND 2, 2007, :651-654

[17]

Shalchian M, 2003, INT C MICROELECTRON, P348

[18]

Sharma AshokK., 2002, Semiconductor Memories Technology, Testing and Reliability

[19]

SHINER RE, 1980, REL PHYS S 1980 18 A, P238

[20] Single poly PMOS-based CMOS-compatible low voltage OTP [J].

Vega-Castillo, P ;

Krautschneider, WH .

VLSI Circuits and Systems II, Pts 1 and 2, 2005, 5837 :953-960

← 1 2 3 →