Fast pulse driving of ferroelectric SBT capacitors in a nonvolatile latch

被引:3
作者
Koyama, Shinzo
Kato, Yoshihisa
Yamada, Takayoshi
Shimada, Yasuhiro
机构
[1] Matsushita Electric Industrial Company, Semiconductor Company, Semiconductor Device Research Center, Takatsuki-shi
来源
IEICE TRANSACTIONS ON ELECTRONICS | 2006年 / E89C卷 / 09期
关键词
nonvolatile latch; SBT; fast resumption; power management; MEMORY TECHNOLOGY; VOLTAGE CMOS; LOGIC;
D O I
10.1093/ietele/e89-c.9.1368
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We demonstrate a fast shutdown and resumption of a logic circuit applied a nonvolatile latch having SrBi2(Ta,Nb)(2)O-9 (SBT) capacitors without a higher drive voltage than a logic voltage of 1.8 V. By assigning an individual drive circuit of the SBT capacitors to the nonvolatile latch not sharing a drive circuit with multiple nonvolatile latches, the fast shutdown and resumption of a logic circuit were completed in 7.5 ns at a drive voltage of 1.3 V The fast shutdown and resumption without an addition of a high drive voltage to a logic circuit meets a requirement from power-saving applications of system LSIs fabricated in CMOS technologies at 90-nm and below.
引用
收藏
页码:1368 / 1372
页数:5
相关论文
共 16 条
[1]  
BLANCHARD H, DYNAMICS POWER MANAG
[2]   A highly reliable ferroelectric memory technology with SrBi2Ta2O9-based material and metal covering cell structure [J].
Fujii, E ;
Judai, Y ;
Ito, T ;
Kutsunai, T ;
Nagano, Y ;
Noma, A ;
Nasu, T ;
Izutsu, Y ;
Mikawa, T ;
Yasuoka, H ;
Azuma, M ;
Shimada, Y ;
Sasai, Y ;
Sato, K ;
Otsuki, T .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2001, 48 (06) :1231-1236
[3]   Ferroelectric non-volatile logic devices [J].
Fujimori, Y ;
Nakamura, T ;
Takasu, H ;
Kimura, H ;
Hanyu, T ;
Kameyama, M .
INTEGRATED FERROELECTRICS, 2003, 56 :1003-1012
[4]   VTCMOS characteristics and its optimum conditions predicted by a compact analytical model [J].
Im, H ;
Inukai, T ;
Gomyo, H ;
Hiramoto, T ;
Sakurai, T .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2003, 11 (05) :755-761
[5]   Sputtering process design of PZT capacitors for stable FeRAM operation [J].
Inoue, N ;
Takeuchi, T ;
Hayashi, Y .
INTERNATIONAL ELECTRON DEVICES MEETING 1998 - TECHNICAL DIGEST, 1998, :819-822
[6]  
*INT CORP, PRINT LIST ALL PROC
[7]  
*ITRS, 2004, 2004 UPD SEM IND ASS
[8]   Complementary ferroelectric-capacitor logic for low-power logic-in-memory VLSI [J].
Kimura, H ;
Hanyu, T ;
Kameyama, M ;
Fujimori, Y ;
Nakamura, T ;
Takasu, H .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2004, 39 (06) :919-926
[9]   Leakage power estimation for deep submicron circuits in an ASIC design environment [J].
Kumar, R ;
Ravikumar, CP .
ASP-DAC/VLSI DESIGN 2002: 7TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE AND 15TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 2002, :45-50
[10]  
Kuroda T, 2000, IEICE T ELECTRON, VE83C, P1705