A three-dimensional stochastic wire-length distribution for variable separation of strata

被引:32
作者
Joyner, JW [1 ]
Zarkesh-Ha, P [1 ]
Davis, JA [1 ]
Meindl, JD [1 ]
机构
[1] Georgia Inst Technol, Atlanta, GA 30332 USA
来源
PROCEEDINGS OF THE IEEE 2000 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE | 2000年
关键词
D O I
10.1109/IITC.2000.854301
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A complete wire-length distribution for future three-dimensional, homogeneous gigascale integrated (GSI) architectures with variable vertical separation of strata is derived. Because stratal pitch was not found to impact the wire-length distribution significantly, bonded three-dimensional implementations which are technologically feasible can be used to obtain large increases in global clock frequencies. The longest interconnect can be reduced by 30% through the introduction of a single additional stratum. A 93% reduction in the length of the longest interconnect can be obtained through the optimal use of a three-dimensional architecture for a 100 nm ASIC, potentially leading to a 15.8 times increase in global clock frequency.
引用
收藏
页码:126 / 128
页数:3
相关论文
共 11 条
[1]  
[Anonymous], INT TECHN 1999 IEEE
[2]  
Antoniadis D. A., 1999, ESSDERC'99. Proceedings of the 29th European Solid-State Device Research Conference, P81
[3]  
Bakoglu H., 1990, CIRCUITS INTERCONNEC
[4]   A stochastic wire-length distribution for gigascale integration (GSI) - Part I: Derivation and validation [J].
Davis, JA ;
De, VK ;
Meindl, JD .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1998, 45 (03) :580-589
[5]   WIRE LENGTH DISTRIBUTION FOR PLACEMENTS OF COMPUTER LOGIC [J].
DONATH, WE .
IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 1981, 25 (2-3) :152-155
[6]   PIN VERSUS BLOCK RELATIONSHIP FOR PARTITIONS OF LOGIC GRAPHS [J].
LANDMAN, BS ;
RUSSO, RL .
IEEE TRANSACTIONS ON COMPUTERS, 1971, C 20 (12) :1469-&
[7]   LOW-POWER MICROELECTRONICS - RETROSPECT AND PROSPECT [J].
MEINDL, JD .
PROCEEDINGS OF THE IEEE, 1995, 83 (04) :619-635
[8]  
MEINDL JD, 1998, INTERCONNECTION LIMI, P3
[9]   CLOSED-FORM EXPRESSIONS FOR INTERCONNECTION DELAY, COUPLING, AND CROSSTALK IN VLSIS [J].
SAKURAI, T .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1993, 40 (01) :118-124
[10]  
*SEM IND ASS, 1999, ITRS