TRENCH DMOS TRANSISTOR TECHNOLOGY FOR HIGH-CURRENT (100 A RANGE) SWITCHING

被引:30
作者
BULUCEA, C
ROSSEN, R
机构
[1] Siliconix Incorporated, Santa Clara, CA 95054
关键词
D O I
10.1016/0038-1101(91)90153-P
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Design and processing concepts are presented that have led to the development of rugged high-current (100 A range) low-voltage trench DMOS transistors, featuring 4 m-OMEGA on-resistance, with controlled bulk avalanche breakdown at 70 V and gate dielectric breakdown at 60 V. The results of a simulation-based investigation are also presented, revealing that the trench DMOS technology has at least a factor-of-two die area advantage over its planar DMOS counterpart in the range from low (50 V) to medium (200 V) voltages.
引用
收藏
页码:493 / 507
页数:15
相关论文
共 23 条
[1]   SWITCHING SPEED ENHANCEMENT IN INSULATED GATE TRANSISTORS BY ELECTRON-IRRADIATION [J].
BALIGA, BJ .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1984, 31 (12) :1790-1795
[2]  
BALIGA BJ, 1987, MODERN POWER DEVICES
[3]   AVALANCHE INJECTION INTO OXIDE IN SILICON GATE-CONTROLLED DEVICES .2. EXPERIMENTAL RESULTS [J].
BULUCEA, C .
SOLID-STATE ELECTRONICS, 1975, 18 (05) :381-391
[4]   AVALANCHE INJECTION INTO OXIDE IN SILICON GATE-CONTROLLED DEVICES .1. THEORY [J].
BULUCEA, C .
SOLID-STATE ELECTRONICS, 1975, 18 (04) :363-374
[5]   SURFACE BREAKDOWN IN SILICON PLANAR JUNCTIONS - COMPUTER-AIDED EXPERIMENTAL DETERMINATION OF CRITICAL-FIELD [J].
BULUCEA, C ;
RUSU, A ;
POSTOLACHE, C .
SOLID-STATE ELECTRONICS, 1974, 17 (09) :881-888
[6]  
BULUCEA C, 1988, Patent No. 7290546
[7]  
Chang H., 1986, International Electron Devices Meeting 1986. Technical Digest (Cat. No.86CH2381-2), P642
[8]   SELF-ALIGNED UMOSFETS WITH A SPECIFIC ON-RESISTANCE OF 1 M-OMEGA. CM2 [J].
CHANG, HR ;
BLACK, RD ;
TEMPLE, VAK ;
TANTRAPORN, W ;
BALIGA, BJ .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1987, 34 (11) :2329-2334
[10]  
COGAN A, 1966, C REC IEEE IND APPL