THE DYNAMICS OF LATCHUP TURN-ON BEHAVIOR IN SCALED CMOS

被引：18

作者：

ODANAKA, S

WAKABAYASHI, M

OHZONE, T

机构：

来源：

IEEE TRANSACTIONS ON ELECTRON DEVICES | 1985年 / 32卷 / 07期

关键词：

D O I：

10.1109/T-ED.1985.22120

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

引用

页码：1334 / 1340

页数：7

共 14 条

[1] MODELS FOR COMPUTER-SIMULATION OF COMPLETE IC FABRICATION PROCESS [J].

ANTONIADIS, DA ;

DUTTON, RW .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1979, 14 (02) :412-422

[2] 2-DIMENSIONAL CARRIER FLOW IN A TRANSISTOR STRUCTURE UNDER NONISOTHERMAL CONDITIONS [J].

GAUR, SP ;

NAVON, DH .

IEEE TRANSACTIONS ON ELECTRON DEVICES, 1976, 23 (01) :50-57

[3] NONPLANAR VLSI DEVICE ANALYSIS USING THE SOLUTION OF POISSON EQUATION [J].

GREENFIELD, JA ;

DUTTON, RW .

IEEE TRANSACTIONS ON ELECTRON DEVICES, 1980, 27 (08) :1520-1532

[4] SELF-CONSISTENT ITERATIVE SCHEME FOR 1-DIMENSIONAL STEADY STATE TRANSISTOR CALCULATIONS [J].

GUMMEL, HK .

IEEE TRANSACTIONS ON ELECTRON DEVICES, 1964, ED11 (10) :455-&

[5]

Hu G. J., 1982, International Electron Devices Meeting. Technical Digest, P710

[6] A BETTER UNDERSTANDING OF CMOS LATCH-UP [J].

HU, GJ .

IEEE TRANSACTIONS ON ELECTRON DEVICES, 1984, 31 (01) :62-67

[7] TWO-DIMENSIONAL SIMULATION OF LATCH-UP IN CMOS STRUCTURE [J].

HU, GJ ;

PINTO, MR ;

KORDIC, S .

IEEE TRANSACTIONS ON ELECTRON DEVICES, 1982, 29 (10) :1695-1695

[8] SILICON-GATE N-WELL CMOS PROCESS BY FULL ION-IMPLANTATION TECHNOLOGY [J].

OHZONE, T ;

SHIMURA, H ;

TSUJI, K ;

HIRAO, T .

IEEE TRANSACTIONS ON ELECTRON DEVICES, 1980, 27 (09) :1789-1795

[9] DC HOLDING AND DYNAMIC TRIGGERING CHARACTERISTICS OF BULK CMOS LATCHUP [J].

RUNG, RD ;

MOMOSE, H .

IEEE TRANSACTIONS ON ELECTRON DEVICES, 1983, 30 (12) :1647-1655

[10] A RETROGRADE P-WELL FOR HIGHER DENSITY CMOS [J].

RUNG, RD ;

DELLOCA, CJ ;

WALKER, LG .

IEEE TRANSACTIONS ON ELECTRON DEVICES, 1981, 28 (10) :1115-1119

← 1 2 →