A MODIFIED LIGHTLY DOPED DRAIN STRUCTURE FOR VLSI MOSFETS

被引:10
作者
BAMPI, S
PLUMMER, JD
机构
关键词
D O I
10.1109/T-ED.1986.22739
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
引用
收藏
页码:1769 / 1779
页数:11
相关论文
共 75 条
[31]  
Katto H., 1984, International Electron Devices Meeting. Technical Digest (Cat. No. 84CH2099-0), P774
[32]  
KINUGAWA M, 1985, S VLSI TECHNOL, P116
[33]   OPTIMUM DESIGN OF N+-N- DOUBLE-DIFFUSED DRAIN MOSFET TO REDUCE HOT-CARRIER EMISSION [J].
KOYANAGI, M ;
KANEKO, H ;
SHIMIZU, S .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1985, 32 (03) :562-570
[35]   AN ANALYTICAL ONE-DIMENSIONAL MODEL FOR LIGHTLY DOPED DRAIN (LDD) MOSFET DEVICES [J].
LAI, FSJ ;
SUN, JYC .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1985, 32 (12) :2803-2811
[37]  
Matsumoto Y., 1983, International Electron Devices Meeting 1983. Technical Digest, P392
[38]   COMPARISON OF DRAIN STRUCTURES IN N-CHANNEL MOSFETS [J].
MIKOSHIBA, H ;
HORIUCHI, T ;
HAMANO, K .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1986, 33 (01) :140-144
[39]  
Nakahara M., 1985, International Electron Devices Meeting. Technical Digest (Cat. No. 85CH2252-5), P238
[40]   1 MU-M MOSFET VLSI TECHNOLOGY .4. HOT-ELECTRON DESIGN CONSTRAINTS [J].
NING, TH ;
COOK, PW ;
DENNARD, RH ;
OSBURN, CM ;
SCHUSTER, SE ;
YU, HN .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1979, 26 (04) :346-353