A 22-NS 1-MBIT CMOS HIGH-SPEED DRAM WITH ADDRESS MULTIPLEXING

被引：8

作者：

LU, NCC

BRONNER, GB

KITAMURA, K

SCHEUERLEIN, RE

HENKELS, WH

DHONG, SH

KATAYAMA, Y

KIRIHATA, T

NIIJIMA, H

FRANCH, RL

HWANG, W

NISHIWAKI, M

PESAVENTO, FL

RAJEEVAKUMAR, TV

SAKAUE, Y

SUZUKI, Y

IGUCHI, Y

YANO, E

机构：

[1] IBM JAPAN LTD,JAPAN YASU PLANT & LAB,TOKYO,JAPAN

[2] IBM JAPAN LTD,TOKYO RES LAB,DIV RES,TOKYO,JAPAN

[3] IBM CORP,BURLINGTON,VT

来源：

IEEE JOURNAL OF SOLID-STATE CIRCUITS | 1989年 / 24卷 / 05期

关键词：

D O I：

10.1109/JSSC.1989.572579

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

引用

页码：1198 / 1205

页数：8

共 11 条

[1]

DHONG S, IN PRESS

[2]

DHONG S, 1989 S VLSI CIRC, P107

[3] AN EXPERIMENTAL 80-NS 1-MBIT DRAM WITH FAST PAGE OPERATION [J].

KALTER, HL ;

COPPENS, PD ;

ELLIS, WF ;

FIFIELD, JA ;

KOKOSZKA, DJ ;

LEASURE, TL ;

MILLER, CP ;

NGUYEN, Q ;

PAPRITZ, RE ;

PATTON, CS ;

POPLAWSKI, JM ;

TOMASHOT, SW ;

VANDERHOEVEN, WB .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1985, 20 (05) :914-923

[4] AN EXPERIMENTAL 1-MBIT BICMOS DRAM [J].

KITSUKAWA, G ;

HORI, R ;

KAWAJIRI, Y ;

WATANABE, T ;

KAWAHARA, T ;

ITOH, K ;

KOBAYASHI, Y ;

OOHAYASHI, M ;

ASAYAMA, K ;

IKEDA, T ;

KAWAMOTO, H .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1987, 22 (05) :657-662

[5] A SUBSTRATE-PLATE TRENCH-CAPACITOR (SPT) MEMORY CELL FOR DYNAMIC RAMS [J].

LU, NCC ;

COTTRELL, PE ;

CRAIG, WJ ;

DASH, S ;

CRITCHLOW, DL ;

MOHLER, RL ;

MACHESNEY, BJ ;

NING, TH ;

NOBLE, WP ;

PARENT, RM ;

SCHEUERLEIN, RE ;

SPROGIS, EJ ;

TERMAN, LM .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1986, 21 (05) :627-634

[6] A 20-NS 128-KBIT X 4 HIGH-SPEED DRAM WITH 330-MBIT/S DATA RATE [J].

LU, NCC ;

CHAO, HH ;

HWANG, W ;

HENKELS, WH ;

RAJEEVAKUMAR, TV ;

HANAFI, HI ;

TERMAN, LM ;

FRANCH, RL .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1988, 23 (05) :1140-1149

[7] HALF-VDD BIT-LINE SENSING SCHEME IN CMOS DRAMS [J].

LU, NCC ;

CHAO, HH .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1984, 19 (04) :451-454

[8] PLATE-NOISE ANALYSIS OF AN ON-CHIP GENERATED HALF-VDD BIASED-PLATE PMOS CELL IN CMOS DRAMS [J].

LU, NCC ;

CHAO, HH ;

HWANG, W .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1985, 20 (06) :1272-1276

[9]

LU NCC, 1988, ISSCC, P240

[10]

SAKURAI T, 1987 S VLSI CIRC, P45

← 1 2 →